

## 100351

# Low Power Hex D Flip-Flop


## **General Description**

The 100351 contains six D-type edge-triggered, master/ slave flip-flops with true and complement outputs, a pair of common Clock inputs (CP $_{\rm a}$  and CP $_{\rm b}$ ) and common Master Reset (MR) input. Data enters a master when both CP $_{\rm a}$  and CP $_{\rm b}$  are LOW and transfers to the slave when CP $_{\rm a}$  and CP $_{\rm b}$  (or both) go HIGH. The MR input overrides all other inputs and makes the Q outputs LOW. All inputs have 50 k $\Omega$  pull-down resistors.

#### **Features**


- 40% power reduction of the 100151
- 2000V ESD protection
- Pin/function compatible with 100151
- Voltage compensated operating range: -4.2V to -5.7V
- Standard Microcircuit Drawing (SMD) 5962-9457901

## **Logic Symbol**




Pin Names	Description
D <sub>0</sub> -D <sub>5</sub>	Data Inputs
D <sub>0</sub> -D <sub>5</sub> CP <sub>a</sub> , CP <sub>b</sub>	Common Clock Inputs
MR	Asynchronous Master Reset Input
$Q_0 - Q_5$	Data Outputs
$\overline{Q}_0 - \overline{Q}_5$	Complementary Data Outputs


## **Connection Diagrams**



#### 24-Pin Quad Cerpak



## **Logic Diagram**



## Truth Tables (Each Flip-flop)

# **Synchronous Operation**

	Outputs							
D <sub>n</sub>	CPa	CP <sub>a</sub> CP <sub>b</sub> MR						
L	~	L	L	L				
Н	<i></i>	L	L	н				
L	L	~	L	L				
Н	L	~	L	н				
Х	Н	~	L	Q <sub>n</sub> (t)				
X		Н	L	Q <sub>n</sub> (t)				
X	L	L	L	Q <sub>n</sub> (t)				

## **Asynchronous Operation**

	Inputs							
D <sub>n</sub>	CPa	MR	Q <sub>n</sub> (t+1)					
Х	Х	Х	Н	L				

H = HIGH Voltage Level
L = LOW Voltage Level

X = Don't Care

t = Time before CP positive transition

t+1 = Time after CP positive transition

= LOW-to-HIGH transition

www.national.com

#### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Above which the useful life may be impaired

Storage Temperature  $(T_{STG})$ -65°C to +150°C

Maximum Junction Temperature (T<sub>J</sub>)

Ceramic

V<sub>FF</sub> Pin Potential to Ground Pin -7.0V to +0.5V

Input Voltage (DC)

 $V_{\text{EE}}$  to +0.5V

Output Current (DC Output HIGH) -50 mA ESD (Note 2)

≥2000V

## **Recommended Operating Conditions**

Case Temperature (T<sub>C</sub>)

Military

+175°C

-55°C to +125°C

Supply Voltage  $(V_{EE})$ 

-5.7V to -4.2V

Note 1: Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

## **Military Version**

## **DC Electrical Characteristics**

 $V_{EE}$  = -4.2V to -5.7V,  $V_{CC}$  =  $V_{CCA}$  = GND,  $T_{C}$  = -55°C to +125°C

Symbol	Parameter	Min	Max	Units	T <sub>C</sub>	Condit	tions	Notes
V <sub>OH</sub>	Output HIGH Voltage	-1025	-870	mV	0°C to	V <sub>IN</sub> = V <sub>IH</sub> (Max)	Loading with	(Notes 3, 4, 5)
					+125°C	or V <sub>IL</sub> (Min)	50Ω to –2.0V	
		-1085	-870	mV	−55°C			
V <sub>OL</sub>	Output LOW Voltage	-1830	-1620	mV	0°C to			
					+125°C			
		-1830	-1555	mV	−55°C			
V <sub>OHC</sub>	Output HIGH Voltage	-1035		mV	0°C to	$V_{IN} = V_{IH} (Min)$	Loading with	(Notes 3, 4, 5)
					+125°C	or V <sub>IL</sub> (Max)	50Ω to -2.0V	
		-1085		mV	−55°C			
V <sub>OLC</sub>	Output LOW Voltage		-1610	mV	0°C to			
					+125°C			
			-1555	mV	−55°C			
V <sub>IH</sub>	Input HIGH Voltage	-1165	-870	mV	−55°C to	Guaranteed HIGH	Signal	(Notes 3, 4, 5, 6)
					+125°C	for All Inputs		
V <sub>IL</sub>	Input LOW Voltage	-1830	-1475	mV	−55°C to	Guaranteed LOW	Signal	(Notes 3, 4, 5, 6)
					+125°C	for All Inputs		
I <sub>IL</sub>	Input LOW Current	0.50		μA	−55°C to	V <sub>EE</sub> = -4.2V		(Notes 3, 4, 5)
					+125°C	$V_{IN} = V_{IL} (Min)$		
I <sub>IH</sub>	Input HIGH Current					$V_{EE} = -5.7V$		(Notes 3, 4, 5)
	CP, MR		350	μA	0°C to	$V_{IN} = V_{IH} (Max)$		
	D <sub>0</sub> -D <sub>5</sub>		240		+125°C			
	CP, MR		500	μA	−55°C			
	D <sub>0</sub> -D <sub>5</sub>		340					
I <sub>EE</sub>	Power Supply Current	-135	-50	mA	−55°C to	Inputs Open		(Notes 3, 4, 5)
					+125°C			

Note 3: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals -55°C), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case

Note 4: Screen tested 100% on each device at -55°C, +25°C, and +125°C, Subgroups 1, 2, 3, 7, and 8.

Note 5: Sample tested (Method 5005, Table I) on each manufactured lot at -55°C, +25°C, and +125°C, Subgroups A1, 2, 3, 7, and 8.

Note 6: Guaranteed by applying specified input condition and testing V<sub>OH</sub>/V<sub>OL</sub>.

## **AC Electrical Characteristics**

 $V_{\rm EE}$  = -4.2V to -5.7V,  $V_{\rm CC}$  =  $V_{\rm CCA}$  = GND

Symbol	Parameter	T <sub>C</sub> =	–55°C	T <sub>C</sub> =	+25°C	T <sub>C</sub> = 4	-125°C	Units	Conditions	Notes
		Min	Max	Min	Max	Min	Max	]		
f <sub>max</sub>	Toggle Frequency	375		375		375		MHz	Figures 2, 3	(Note 10)
t <sub>PLH</sub>	Propagation Delay	0.40	2.40	0.50	2.20	0.50	2.60	ns	Figures 1, 3	
t <sub>PHL</sub>	CP <sub>a</sub> , CP <sub>b</sub> to Output									(Notes 7, 8, 9)
t <sub>PLH</sub>	Propagation Delay	0.60	2.70	0.70	2.60	0.80	2.90	ns	Figures 1, 4	
$t_{PHL}$	MR to Output									
t <sub>TLH</sub>	Transition Time	0.20	1.60	0.20	1.60	0.20	1.60	ns	Figures 1, 3	(Note 10)
t <sub>THL</sub>	20% to 80%, 80% to 20%									
t <sub>s</sub>	Setup Time									
	D <sub>0</sub> -D <sub>5</sub>	0.90		0.80		0.90		ns	Figure 5	
	MR (Release Time)	1.60		1.80		2.60			Figure 4	
t <sub>h</sub>	Hold Time	1.50		1.40		1.60		ns	Figure 5	
	D <sub>0</sub> -D <sub>5</sub>									
t <sub>pw</sub> (H)	Pulse Width HIGH	2.00		2.00		2.00		ns	Figures 3, 4	
	CP <sub>a</sub> , CP <sub>b</sub> , MR									


Note 7: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals –55°C), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

Note 8: Screen tested 100% on each device at +25°C, Temperature only, Subgroup A9.

Note 9: Sample tested (Method 5005, Table I) on each Mfg. lot at +25°C, Subgroup A9, and at +125°C, and -55°C Temperature, Subgroups A10 and A11.

Note 10: Not tested at +25°C, +125°C and -55°C Temperature (design characterization data).

## **Test Circuitry**




#### Notes:

 $V_{CC}$ ,  $V_{CCA}$  = +2V,  $V_{EE}$  = -2.5V L1 and L2 = equal length 50Ω impedance lines  $R_T$  = 50Ω terminator internal to scope Decoupling 0.1 μF from GND to  $V_{CC}$  and  $V_{EE}$  All unused outputs are loaded with 50Ω to GND  $C_L$  = Fixture and stray capacitance  $\le 3$  pF

FIGURE 1. AC Test Circuit

## Test Circuitry (Continued)



#### Notes:

V<sub>CC</sub>, V<sub>CCA</sub> = +2V, V<sub>EE</sub> = -2.5V L1 and L2 = equal length  $50\Omega$  impedance lines R<sub>T</sub> =  $50\Omega$  terminator internal to scope Decoupling 0.1 μF from GND to V<sub>CC</sub> and V<sub>EE</sub> All unused outputs are loaded with  $50\Omega$  to GND C<sub>L</sub> = Jig and stray capacitance  $\leq$  3 pF

FIGURE 2. Toggle Frequency Test Circuit

# **Switching Waveforms**




FIGURE 3. Propagation Delay (Clock) and Transition Times

5 www.national.com

## Switching Waveforms (Continued)





FIGURE 4. Propagation Delay (Reset)



#### Notes:

 $t_h$  is the minimum time before the transition of the clock that information must be present at the data input.  $t_h$  is the minimum time after the transition of the clock that information must remain unchanged at the data input.


FIGURE 5. Setup and Hold Time

www.national.com




0.090 - 0.110 (2.29 - 2.79) TYP

0.055 (1.40) — MAX TYP BOTH ENDS



24-Lead Ceramic Dual-In-Line Package (0.400" Wide) (D) NS Package Number J24E

 $\begin{array}{c} \frac{0.015-0.021}{(0.38-0.53)} \\ \text{TYP} \end{array}$ 



W24B (REV D)

0.180 (4.57) MAX

 $\begin{array}{c} \underline{0.008-0.012} \\ (0.20-0.30) \\ TYP \end{array}$ 

J24E (REV J)

 $-\frac{0.435 - 0.535}{(11.05 - 13.59)}$ 

24-Lead Quad Cerpak (F) NS Package Number W24B

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor

Fax: +49 (0) 1 80-530 85 86 Fax: +49 (0) 1 80-530 85 85
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-534 95 88
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com

National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179

**Products** > Military/Aerospace > Logic > ECL > 100351

# **100351 Product Folder**

# Low Power Hex D Flip-Flop

<u>General</u>	Features	Datasheet	<u>Package</u>	<u>Samples</u>
<u>Description</u>	reatures	Datasneet	<u>&amp; Models</u>	<u>&amp; Pricing</u>

## **Datasheet**

Title	Size in Kbytes	Date	View Online	Download	Receive via Email
100351 Low Power Hex D Flip- Flop	147 Kbytes	17-Aug-98	View Online	Download	Receive via Email
100351 Mil-Aero Datasheet MN100351-X	106 Kbytes		View Online	Download	Receive via Email

If you have trouble printing or viewing PDF file(s), see <a href="Printing Problems">Printing Problems</a>.

# Package Availability, Models, Samples & Pricing

Part Number	Pac	kage		Status	Status Models		Mode Status				Samples & Electronic		Budgetary Pricing		<u>Package</u> Marking
	Туре	Pins	MSL		SPICE	IBIS	Orders	Qty	<b>\$US each</b>	Size	Marking				
5962-9457901MXA	CERDIP	24	MSL	Full production	N/A	N/A	Buy Now	50+	\$41.6000	rail of 15	[logo]¢Z¢S¢4¢A\$E 100351DMQB /Q 5962- 9457901MXA				
5962-9457901MYA	CERQUAD	24	MSL	Full production	N/A	N/A	Buy Now	50+	\$44.0000	rail of 14	[logo]¢Z¢S¢4¢A Q\$E 100351 FMQB 5962 -9457901 MYA				
5962-9457901VXA	CERDIP	24	MSL	Full production	N/A	N/A		50+	\$265.0000	rail of 15	[logo]¢Z¢S¢4¢A\$E 100351J-QMLV 5962-9457901VXA				
100351WFQMLV	CERQUAD	24	MSL	Preliminary	N/A	N/A				rail of N/A	[logo]¢Z¢S¢4¢A 100351WF QMLV 5962 F9457901 VYA \$E				
RM100351WFQMLV	CERQUAD	24	MSL	Preliminary	N/A	N/A				rail of N/A	[logo]¢Z¢S¢4¢A RM100351WF QMLV WFR# ¢R \$E				

100351W-QMLV	CERQUAD	24	MSL	Full production	N/A	N/A		50+	\$265.0000	rail of 14	[logo]¢Z¢S¢4¢A 100351W- QMLV 5962 -9457901 VYA \$E
--------------	---------	----	-----	--------------------	-----	-----	--	-----	------------	------------------	--

## **General Description**

The 100351 contains six D-type edge-triggered, master/slave flip-flops with true and complement outputs, a pair of common Clock inputs ( $CP_a$  and  $CP_b$ ) and common Master Reset (MR) input. Data enters a master when both  $CP_a$  and  $CP_b$  are LOW and transfers to the slave when  $CP_a$  and  $CP_b$  (or both) go HIGH. The MR input overrides all other inputs and makes the Q outputs LOW. All inputs have 50 k Ohm pull-down resistors.

#### **Features**

Search

- 40% power reduction of the 100151
- 2000V ESD protection
- Pin/function compatible with 100151
- Voltage compensated operating range: -4.2V to -5.7V
- Standard Microcircuit Drawing (SMD) 5962-9457901

#### [Information as of 5-Aug-2002]

200202	<u>Design</u>	<b>Purchasing</b>	<b>Quality</b>	<b>Company</b>	<b>Home</b>

About Languages . Website Guide . About "Cookies" . National is QS 9000 Certified . Privacy/Security Statement . Contact Us . Site Terms & Conditions of Use . Copyright 2002 © National Semiconductor Corporation . My Preferences . Feedback