SN75ALS193...D, J OR N PACKAGE (TOP VIEW)

1B [

1A П

1Y 👖

GII 4

2A 🛛 6

2B [] 7 GND [] 8

2

3

2Y 🛚 5

SLLS008D - JUNE 1986 - REVISED MAY 1995

16 VCC

15 **1** 4B

14 **1** 4A

13 4Y

12 G

11 3Y

10 3A

9[] 3B

- Meets or Exceeds ANSI Standard EIA/TIA-422-B and EIA/TIA-423-A and ITU Recommendations V.10 and V.11
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common-Mode Input Voltage Range -7 V to 7 V
- Input Sensitivity . . . ±200 mV
- Input Hysteresis . . . 120 mV Typ
- High Input Impedance . . . 12 k Ω Min
- Operates from Single 5-V Supply
- Low Supply Current Requirement 35 mA Max
- Improved Speed and Power Version of the AM26LS32A

description

The SN75ALS193 is a monolithic quadruple line receiver with 3-state outputs designed using advanced low-power Schottky technology. This technology provides combined improvements in bar design, tooling production, and wafer fabrication. This, in turn, provides significantly lower power requirements and permits much higher data throughput than other designs. This device meets the specifications of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-A and ITU Recommendations V.10 and V.11. It features 3-state outputs that permit direct connection to a bus-organized system with a fail-safe design that ensures the outputs will always be high if the inputs are open.

The device is optimized for balanced multipoint bus transmission at rates up to 20 megabits per second. The input features high input impedance, input hysteresis for increased noise immunity, and an input sensitivity of \pm 200 mV over a common-mode input voltage range of -7 to 7 V. It also features active-high and active-low enable functions that are common to the four channels. The SN75ALS193 is designed for optimum performance when used with the 'ALS192 quadruple differential line driver.

The SN75ALS193 is characterized for operation from 0°C to 70°C.

	FUNCTION TABLE (each receiver)											
DIFFERENTIAL INPUTS	ENA	BLES	OUTPUT									
A – B	G	G	Y									
$V_{ID} \ge 0.2 V$	H	X	H									
	X	L	H									
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	H	X	?									
	X	L	?									
$V_{ID} \leq -0.2 V$	H	X	L									
	X	L	L									
Х	L	Н	Z									
Open	H	X	H									
	X	L	H									

H = high level, L = low level, X = irrelevant, ? = indeterminate,

Z = high impedance (off)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1995, Texas Instruments Incorporated

1


SLLS008D – JUNE 1986 – REVISED MAY 1995

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

schematics of inputs and outputs



logic diagram (positive logic)





SLLS008D - JUNE 1986 - REVISED MAY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1) Input voltage, V _I (A or B)	±15 V
Differential input voltage, VID (see Note 2)	±15 V
Enable input voltage, V ₁	
Low-level output current, I _{OL}	50 mA
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	

[†] Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditons is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

2. Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.

_	DISSIPATION RATING TABLE												
	PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING									
	J	1025 mW	8.2 mW/°C	656 mW									
	Ν	1150 mW	9.2 mW/°C	736 mW									

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	5	5.25	V
Common-mode input voltage, VIC			±7	V
Differential input voltage, VID			±12	V
High-level input voltage, VIH	2			V
Low-level input voltage, VIL			0.8	V
High-level output current, I _{OH}			-400	μA
Low-level output current, IOL			16	mA
Operating free-air temperature, T _A	0		70	°C



SLLS008D - JUNE 1986 - REVISED MAY 1995

electrical characteristics over recommended range of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST C	TEST CONDITIONS [†]				UNIT
VIT+	Positive-going input threshold voltage					200	mV
V _{IT} –	Negative-going input threshold voltage			-200§			mV
V _{hys}	Hysteresis voltage (V _{IT+} –V _{IT} –)				120		mV
VIK	Enable-input clamp voltage	V _{CC} = MIN,	l _l = – 18 mA			-1.5	V
Vон	High-level output voltage	$V_{CC} = MIN,$ $I_{OH} = -400 \ \mu A,$	V _{ID} = 200 mV, See Figure 1	2.5	3.6		V
VOL Low-level		$V_{CC} = MIN,$	I _{OL} = 8 mA			0.45	V
	Low-level output voltage	V _{ID} = -200 mV, See Figure 1	I _{OL} = 16 mA			0.5	V
I _{OZ} Hig			V _O = 2.4 V			20	
	ligh-impedance-state output current	V _{CC} = MAX	V _O = 0.4 V			-20	μA
1.		Other input at 0,	V _{CC} = MIN, V _I = 15 V		0.7	1.2	
łı	Line input current	See Note 3	$V_{CC} = MIN,$ $V_{I} = -15 V$	-1.0		-1.7	mA
			V _{IH} = 2.7 V			20	
lΗ	High-level enable-input current	V _{CC} = MAX	VIH = MAX		100		μA
۱ _{IL}	Low-level enable-input current	V _{CC} = MAX,	V _{IL} = 0.4 V			-100	μΑ
	Input resistance			12	18		kΩ
los	Short-circuit output current	$V_{CC} = MAX,$ $V_{O} = 0,$	V _{ID} = 3 V, See Note 4	-15	-78	-130	mA
ICC	Supply current	V _{CC} = MAX,	Outputs disabled		22	35	mA

[†] For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

§ The algebraic convention, in which the less positive limit is designated minimum, is used in this data sheet for threshold voltage levels only.
 NOTES: 3. Refer to ANSI Standard EIA/TIA-422-B and EIA/TIA-423-A for exact conditions.


4. Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output	$V_{ID} = -2.5 V \text{ to } 2.5 V,$		15	22	
^t PHL	Propagation delay time, high-to-low-level output	$C_L = 15 \text{ pF},$ See Figure 2		15	22	
^t PZH	Output enable time to high level	C ₁ = 15 pF, See Figure 3		13	25	-
^t PZL	Output enable time to low level	C _L = 15 pF, See Figure 3		11	25	ns
^t PHZ	Output disable time from high level			13	25	
t _{PLZ}	Output disable time from low level	C _L = 5 pF, See Figure 3		15	22	



SLLS008D - JUNE 1986 - REVISED MAY 1995




- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, Z_O = 50 Ω , t_f \leq 6 ns, t_f \leq 6 ns.
 - B. CL includes probe and jig capacitance.

Figure 2. Test Circuit and Voltage Waveforms



SLLS008D - JUNE 1986 - REVISED MAY 1995




PARAMETER MEASUREMENT INFORMATION

Figure 3. Load Circuit and Voltage Waveforms




SLLS008D - JUNE 1986 - REVISED MAY 1995






SLLS008D - JUNE 1986 - REVISED MAY 1995






SLLS008D - JUNE 1986 - REVISED MAY 1995











SLLS008D - JUNE 1986 - REVISED MAY 1995





SLLS008D - JUNE 1986 - REVISED MAY 1995







PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN75ALS193D	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS193	
SN75ALS193DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS193	Samples
SN75ALS193N	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75ALS193N	Samples
SN75ALS193NE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75ALS193N	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75ALS193DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75ALS193DR	SOIC	D	16	2500	340.5	336.1	32.0



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN75ALS193D	D	SOIC	16	40	507	8	3940	4.32
SN75ALS193N	N	PDIP	16	25	506	13.97	11230	4.32
SN75ALS193NE4	Ν	PDIP	16	25	506	13.97	11230	4.32

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated