
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Process
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   >2.3 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- 2-V to 5.5-V V<sub>CC</sub> Operation
- Support Mixed-Mode Voltage Operation on All Ports
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)


### description

The 'LV174A devices are hex D-type flip-flops designed for 2-V to 5.5-V  $V_{\rm CC}$  operation.

These devices are monolithic positive-edgetriggered flip-flops with a direct clear ( $\overline{CLR}$ ) input. Information at the data (D) inputs meeting the SN54LV174A . . . J OR W PACKAGE SN74LV174A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



SN54LV174A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of the clock pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

The SN54LV174A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LV174A is characterized for operation from –40°C to 85°C.

#### **FUNCTION TABLE**

|     | INPUTS     |   | OUTPUT         |
|-----|------------|---|----------------|
| CLR | CLK        | D | Q              |
| L   | Х          | Χ | L              |
| Н   | $\uparrow$ | Н | Н              |
| Н   | $\uparrow$ | L | L              |
| Н   | L          | Χ | Q <sub>0</sub> |




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments.




## logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

## logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.



SCLS401C - APRIL 1998 - REVISED MAY 2000

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V <sub>CC</sub>  |              | –0.5 V to 7 V                             |
|--|--------------|---|
| Input voltage range, V <sub>I</sub> (see Note 1)   |              |   |
| Voltage range applied to any output in the high  | n-impedance  |   |
| or power-off state, V <sub>O</sub> (see Note 1)  |              | 0.5 V to 7 V                              |
| Output voltage range, VO (see Notes 1 and 2)   |              | $\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V |
| Input clamp current, $I_{IK}$ ( $V_I < 0$ )  |              |   |
| Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>C</sub> | CC)          | ±50 mA                                    |
| Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )                                   |              | ±25 mA                                    |
| Continuous current through V <sub>CC</sub> or GND  |              | ±50 mA                                    |
| Package thermal impedance, θ <sub>JA</sub> (see Note 3)                                      | ): D package | 73°C/W                                    |
|  | DB package   | 82°C/W                                    |
|  | DGV package  | 120°C/W                                   |
|  | NS package   | 64°C/W                                    |
|  | PW package   | 108°C/W                                   |
| Storage temperature range, T <sub>stg</sub>  |              | 65°C to 150°C                             |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



### recommended operating conditions (see Note 4)

|                |                                    |  | SN54L               | V174A               | SN74                | LV174A              | UNIT |
|----------------|------------------------------------|--|---------------------|---------------------|---------------------|---------------------|------|
|                |                                    |  | MIN                 | MAX                 | MIN                 | MAX                 | UNII |
| Vcc            | Supply voltage                     |  | 2                   | 5.5                 | 2                   | 5.5                 | V    |
|                |                                    | V <sub>CC</sub> = 2 V                      | 1.5                 |                     | 1.5                 |                     |      |
| VIH            | High-level input voltage           | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | VCC×0.              | 7                   | $V_{CC} \times 0$ . | 7                   | V    |
| VIH            | r light-level litput voltage       | $V_{CC} = 3 V \text{ to } 3.6 V$           | $V_{CC} \times 0.7$ | 7                   | $V_{CC} \times 0$ . | 7                   | ľ    |
|                |                                    | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | $V_{CC} \times 0.7$ | 7                   | $V_{CC} \times 0$ . | 7                   |      |
|                |                                    | V <sub>CC</sub> = 2 V                      |                     | 0.5                 |                     | 0.5                 |      |
| VIL            | Low-level input voltage            | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ |                     | $V_{CC} \times 0.3$ |                     | $V_{CC} \times 0.3$ | V    |
| VIL            | Low-level input voitage            | $V_{CC} = 3 V \text{ to } 3.6 V$           |                     | $V_{CC} \times 0.3$ |                     | $V_{CC} \times 0.3$ | ľ    |
|                |                                    | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ |                     | $V_{CC} \times 0.3$ |                     | $V_{CC} \times 0.3$ |      |
| ٧ <sub>I</sub> | Input voltage                      |  | 0                   | 5.5                 | 0                   | 5.5                 | V    |
| ٧o             | Output voltage                     |  | 0                   | VCC                 | 0                   | VCC                 | V    |
|                |                                    | V <sub>CC</sub> = 2 V                      |                     | <b>–</b> 50         |                     | <del>-</del> 50     | μΑ   |
| lou            | High-level output current          | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | Ć                   | <del>-</del> 2      |                     | -2                  |      |
| ЮН             | riign-iever output current         | $V_{CC} = 3 \text{ V to } 3.6 \text{ V}$   | Z                   | -6                  |                     | -6                  | mA   |
|                |                                    | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | 20                  | -12                 |                     | -12                 |      |
|                |                                    | V <sub>CC</sub> = 2 V                      |                     | 50                  |                     | 50                  | μΑ   |
| l loi          | Low-level output current           | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ |                     | 2                   |                     | 2                   |      |
| IOL            | Low-level output current           | $V_{CC} = 3 \text{ V to } 3.6 \text{ V}$   |                     | 6                   |                     | 6                   | mA   |
|                |                                    | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ |                     | 12                  |                     | 12                  |      |
|                |                                    | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | 0                   | 200                 | 0                   | 200                 |      |
| Δt/Δν          | Input transition rise or fall rate | $V_{CC} = 3 V \text{ to } 3.6 V$           | 0                   | 100                 | 0                   | 100                 | ns/V |
|                |                                    | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | 0                   | 20                  | 0                   | 20                  |      |
| T <sub>A</sub> | Operating free-air temperature     |  | -55                 | 125                 | -40                 | 85                  | °C   |

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| DADAMETED        | TEST CONDITIONS                         | .,           | SN54LV174A           | SN74LV174A           | UNIT |
|------------------|---|--------------|----------------------|----------------------|------|
| PARAMETER        | TEST CONDITIONS                         | VCC          | MIN TYP MAX          | MIN TYP MAX          | UNIT |
|                  | ΙΟΗ = -50 μΑ                            | 2 V to 5.5 V | V <sub>CC</sub> -0.1 | V <sub>CC</sub> -0.1 |      |
| \/o              | $I_{OH} = -2 \text{ mA}$                | 2.3 V        | 2                    | 2                    | V    |
| VOH              | I <sub>OH</sub> = -6 mA                 | 3 V          | 2.48                 | 2.48                 | V    |
|                  | I <sub>OH</sub> = -12 mA                | 4.5 V        | 3.8                  | 3.8                  |      |
|                  | I <sub>OL</sub> = 50 μA                 | 2 V to 5.5 V | 0.1                  | 0.1                  |      |
| \/o\             | I <sub>OL</sub> = 2 mA                  | 2.3 V        | 0.4                  | 0.4                  | V    |
| VOL              | I <sub>OL</sub> = 6 mA                  | 3 V          | <u>(</u> ) 0.44      | 0.44                 | V    |
|                  | I <sub>OL</sub> = 12 mA                 | 4.5 V        | 0.55                 | 0.55                 |      |
| lį               | $V_I = V_{CC}$ or GND                   | 0 V to 5.5 V | ±1                   | ±1                   | μΑ   |
| lcc              | $V_I = V_{CC}$ or GND, $I_O = 0$        | 5.5 V        | 20                   | 20                   | μΑ   |
| l <sub>off</sub> | $V_I$ or $V_O = 0$ to 5.5 $V$           | 0 V          | 5                    | 5                    | μΑ   |
| Ci               | V <sub>I</sub> = V <sub>CC</sub> or GND | 3.3 V        | 1.7                  | 1.7                  | pF   |

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

|                 |                            |                 | T,   | 4 = 25°C | ;   | SN54L | /174A | SN74L | V174A | UNIT |
|-----------------|----------------------------|-----------------|------|----------|-----|-------|-------|-------|-------|------|
|                 |                            |                 | MIN  | TYP      | MAX | MIN   | MAX   | MIN   | MAX   | UNIT |
|                 | Pulse duration             | CLR low         | 6    |          |     | 6.5   |       | 6.5   |       | no   |
| t <sub>W</sub>  | Pulse duration             | CLK high or low | 7    |          |     | 7     | U.N   | 7     |       | ns   |
|                 | 0.1.1.1.01111              | Data            | 8.5  |          |     | 9.5   | JIV   | 9.5   |       |      |
| t <sub>su</sub> | Setup time before CLK↑     | CLR inactive    | 4    |          |     | 4     |       | 4     |       | ns   |
| th              | Hold time, data after CLK↑ |                 | -0.5 |          |     | 0     |       | 0     |       | ns   |

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

|                 |                            |                 | T,  | 4 = 25°C | ;   | SN54L | /174A | SN74L | V174A | UNIT |
|-----------------|----------------------------|-----------------|-----|----------|-----|-------|-------|-------|-------|------|
|                 |                            |                 | MIN | TYP      | MAX | MIN   | MAX   | MIN   | MAX   | UNIT |
|                 | Pulse duration             | CLR low         | 5   |          |     | 5     | 4     | 5     |       | no   |
| t <sub>W</sub>  | ruise duration             | CLK high or low | 5   |          |     | 5     | U.U   | 5     |       | ns   |
|                 | 0.1.1.1.1.0111             | Data            | 5   |          |     | 6     | 716   | 6     |       | no   |
| t <sub>su</sub> | Setup time before CLK↑     | CLR inactive    | 3   |          |     | 3     |       | 3     |       | ns   |
| t <sub>h</sub>  | Hold time, data after CLK↑ |                 | 0   |          |     | 0     |       | 0     |       | ns   |

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

|                 |                            |                 | T,  | <b>Վ = 25°</b> 0 | ;   | SN54L | /174A | SN74L | /174A | UNIT |
|-----------------|----------------------------|-----------------|-----|------------------|-----|-------|-------|-------|-------|------|
|                 |                            |                 | MIN | TYP              | MAX | MIN   | MAX   | MIN   | MAX   | UNIT |
|                 | Pulse duration             | CLR low         | 5   |                  |     | 5     |       | 5     |       | no   |
| t <sub>W</sub>  | Fulse duration             | CLK high or low | 5   |                  |     | 5     | U.W   | 5     |       | ns   |
|                 | Octor Con before OUK       | Data            | 4.5 |                  |     | 4.5   | JIV.  | 4.5   |       | no   |
| t <sub>su</sub> | Setup time before CLK↑     | CLR inactive    | 2.5 |                  |     | 2.5   |       | 2.5   |       | ns   |
| th              | Hold time, data after CLK↑ |                 | 0.5 |                  |     | 0.5   |       | 0.5   |       | ns   |

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

| PARAMETER        | FROM    | то       | LOAD                   | T,  | 4 = 25°C | ;     | SN54L\ | /174A | SN74LV | /174A | UNIT    |
|------------------|---------|----------|------------------------|-----|----------|-------|--------|-------|--------|-------|---------|
| PARAMETER        | (INPUT) | (OUTPUT) | CAPACITANCE            | MIN | TYP      | MAX   | MIN    | MAX   | MIN    | MAX   | UNIT    |
| f                |         |          | C <sub>L</sub> = 15 pF | 55* | 115*     |       | 50*    |       | 50     |       | MHz     |
| f <sub>max</sub> |         |          | C <sub>L</sub> = 50 pF | 45  | 90       |       | 40     | ,C),  | 40     |       | IVII IZ |
| + .              | CLR     | Q        | C: -15 pF              |     | 6.3*     | 17.3* | 1*0    | 19.5* | 1      | 19.5  | ns      |
| <sup>t</sup> pd  | CLK     | y        | C <sub>L</sub> = 15 pF |     | 8.4*     | 17.1* | 1*     | 19*   | 1      | 19    | 115     |
| t- a             | CLR     | Q        |                        |     | 8.2      | 21.9  | 1      | 23.5  | 1      | 23.5  |         |
| <sup>t</sup> pd  | CLK     | y        | C <sub>L</sub> = 50 pF |     | 10.8     | 20.6  | 1      | 23    | 1      | 23    | ns      |
| tsk(o)           |         |          |                        |     |          | 2     |        |       |        | 2     |         |

 $<sup>^{\</sup>star}$  On products compliant to MIL-PRF-38535, this parameter is not production tested.



SCLS401C - APRIL 1998 - REVISED MAY 2000

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

| PARAMETER         | FROM    | то       | LOAD                   | T,  | <b>Վ = 25°</b> C | ;     | SN54L | V174A | SN74L\ | /174A | UNIT  |
|-------------------|---------|----------|------------------------|-----|------------------|-------|-------|-------|--------|-------|-------|
| PARAMETER         | (INPUT) | (OUTPUT) | CAPACITANCE            | MIN | TYP              | MAX   | MIN   | MAX   | MIN    | MAX   | UNIT  |
| f                 |         |          | C <sub>L</sub> = 15 pF | 95* | 170*             |       | 80*   |       | 80     |       | MHz   |
| f <sub>max</sub>  |         |          | C <sub>L</sub> = 50 pF | 55  | 130              |       | 50    | ,C),  | 50     |       | IVITZ |
| t <sub>m</sub> at | CLR     | Q        | C <sub>L</sub> = 15 pF |     | 4.5*             | 11.4* | 1*    | 13.5* | 1      | 13.5  | ns    |
| <sup>t</sup> pd   | CLK     | Q        | CL = 15 pr             |     | 5.8*             | 11*   | 1*    | 13*   | 1      | 13    | 115   |
| + .               | CLR     | Q        |                        |     | 6                | 14.9  | 1     | 17    | 1      | 17    |       |
| <sup>t</sup> pd   | CLK     | y        | C <sub>L</sub> = 50 pF |     | 7.5              | 14.5  | 1     | 16.5  | 1      | 16.5  | ns    |
| tsk(o)            |         |          |                        |     |                  | 1.5   |       |       |        | 1.5   |       |

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

| PARAMETER        | FROM    | то       | LOAD                   | T,   | 4 = 25°C | ;    | SN54L | V174A | SN74L\ | /174A | UNIT   |
|------------------|---------|----------|------------------------|------|----------|------|-------|-------|--------|-------|--------|
| PARAMETER        | (INPUT) | (OUTPUT) | CAPACITANCE            | MIN  | TYP      | MAX  | MIN   | MAX   | MIN    | MAX   | UNIT   |
| 4                |         |          | C <sub>L</sub> = 15 pF | 130* | 240*     |      | 110*  |       | 110    |       | MHz    |
| f <sub>max</sub> |         |          | C <sub>L</sub> = 50 pF | 90   | 180      |      | 80    | ,C),  | 80     |       | IVIIIZ |
| t .              | CLR     | Q        | C <sub>L</sub> = 15 pF |      | 3*       | 7.6* | 1*    | 9*    | 1      | 9     | ns     |
| <sup>t</sup> pd  | CLK     | Q        | C[ = 15 pr             |      | 4.1*     | 7.2* | 1*    | 8.5*  | 1      | 8.5   | 113    |
| + .              | CLR     | Q        |                        |      | 4.2      | 9.6  | 1     | 11    | 1      | 11    |        |
| <sup>t</sup> pd  | CLK     | ά        | C <sub>L</sub> = 50 pF |      | 5.5      | 9.2  | 1     | 10.5  | 1      | 10.5  | ns     |
| tsk(o)           |         | ·        |                        |      |          | 1    |       |       |        | 1     |        |

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

## noise characteristics, $V_{CC}$ = 3.3 V, $C_L$ = 50 pF, $T_A$ = 25°C (see Note 5)


|                    | PARAMETER                                     | SN   | 74LV174 | ŀΑ   | UNIT |
|--------------------|---|------|---------|------|------|
|                    | PARAMETER                                     | MIN  | TYP     | MAX  | UNIT |
| V <sub>OL(P)</sub> | Quiet output, maximum dynamic VOL             |      | 0.34    | 0.8  | V    |
| V <sub>OL(V)</sub> | Quiet output, minimum dynamic V <sub>OL</sub> |      | -0.3    | -0.8 | V    |
| VOH(V)             | Quiet output, minimum dynamic VOH             |      | 3.02    |      | V    |
| VIH(D)             | High-level dynamic input voltage              | 2.31 |         |      | V    |
| V <sub>IL(D)</sub> | Low-level dynamic input voltage               |      |         | 0.99 | V    |

NOTE 5: Characteristics are for surface-mount packages only.

## operating characteristics, T<sub>A</sub> = 25°C

|     | PARAMETER                      | TEST CO                | VCC           | TYP   | UNIT |    |
|-----|--------------------------------|------------------------|---------------|-------|------|----|
| C 1 | Power dissipation capacitance  | $C_1 = 50 \text{ pF},$ | f = 10 MHz    | 3.3 V | 14   | ρF |
| Cpd | 1 Ower dissipation capacitance | $C_L = 50 \text{ pF},$ | 1 - 10 101112 | 5 V   | 15.1 | Pi |

### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq 3$  ns,  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated

| * Texas Instruments | THE WORL                            | LEADER I                | N DSP AND             | ANALOG                      |
|---------------------|-------------------------------------|-------------------------|-----------------------|-----------------------------|
| Products ©          | Developmen                          | t Tools 💌               | Applicati             | ons 🔻                       |
| Search GO           | ☐ Advanced Search<br>☐ Tech Support | ☐ TI Home<br>☐ Comments | □ TI&ME<br>□ Site Map | □ Employment<br>□ Tl Global |

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS |
PRICING/AVAILABILITY | SAMPLES |
APPLICATION NOTES | RELATED DOCUMENTS |
MODELS

PRODUCT SUPPORT: TRAINING

## SN74LV174A, Hex D-Type Flip-Flops With Clear

**DEVICE STATUS: ACTIVE** 

| PARAMETER NAME    | SN74LV174A  |  |  |
|-------------------|-------------|--|--|
| Voltage Nodes (V) | 5, 3.3, 2.5 |  |  |

FEATURES <u>■Back to Top</u>

- EPIC<sup>TM</sup> (Enhanced -Performance Implanted CMOS) Process
- Typical  $V_{OLP}$  (Output Ground Bounce) <0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25$  °C
- Typical  $V_{OHV}$  (Output  $V_{OH}$  Undershoot) >2.3 V at  $V_{CC}$  = 3.3 V,  $T_{A}$  = 25 °C
- 2-V to 5.5-V V<sub>CC</sub> Operation
- Support Mixed-Mode Voltage Operation on All Ports
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)

EPIC is a trademark of Texas Instruments.

**DESCRIPTION**<u>Back to Top</u>

The 'LV174A devices are hex D-type flip-flops designed for 2-V to 5.5-V  $\rm V_{CC}$  operation.

These devices are monolithic positive-edge-triggered flip-flops with a direct clear (CLR\) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of the

clock pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

The SN54LV174A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LV174A is characterized for operation from -40°C to 85°C.

### **TECHNICAL DOCUMENTS**

■Back to Top

To view the following documents, Acrobat Reader 3.x is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET Back to Top

Full datasheet in Acrobat PDF: scls401c.pdf (146 KB) (Updated: 05/22/2000)

Full datasheet in Zipped PostScript: scls401c.psz (148 KB)

### **APPLICATION NOTES**

Back to Top

View Application Reports for <u>Digital Logic</u>

- CMOS Power Consumption and CPD Calculation (SCAA035B Updated: 06/01/1997)
- Implications of Slow or Floating CMOS Inputs (SCBA004C Updated: 02/01/1998)
- <u>Input and Output Characteristics of Digital Integrated Circuits</u> (SDYA010 Updated: 10/01/1996)
- <u>Live Insertion</u> (SDYA012 Updated: 10/01/1996)
- <u>Understanding Advanced Bus-Interface Products Design Guide</u> (SCAA029, 253 KB Updated: 05/01/1996)

### **RELATED DOCUMENTS**

Back to Top

- <u>Documentation Rules (SAP) And Ordering Information</u> (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

SAMPLES Back to Top

| ORDERABLE DEVICE | <u>PACKAGE</u> | <u>PINS</u> | TEMP (°C) | <u>STATUS</u> | <u>SAMPLES</u>  |
|------------------|----------------|-------------|-----------|---------------|-----------------|
| SN74LV174APWR    | <u>PW</u>      | 16          | -40 TO 85 | ACTIVE        | Request Samples |

PRICING/AVAILABILITY Back to Top

| ORDERABLE<br>DEVICE | PACKAGE    | <u>PINS</u> | <u>TEMP</u><br>(°C) | <u>STATUS</u> | BUDGETARY PRICE US\$/UNIT QTY=1000+ | PACK<br>QTY | PRICING/AVAILABILITY |
|---------------------|------------|-------------|---------------------|---------------|-------------------------------------|-------------|----------------------|
| SN74LV174AD         | <u>D</u>   | 16          | -40 TO<br>85        | ACTIVE        | 0.37                                | 40          | Check stock or order |
| SN74LV174ADBR       | <u>DB</u>  | 16          | -40 TO<br>85        | ACTIVE        | 0.37                                | 2000        | Check stock or order |
| SN74LV174ADGVR      | <u>DGV</u> | 16          | -40 TO<br>85        | ACTIVE        | 0.45                                | 2000        | Check stock or order |
| SN74LV174ADR        | <u>D</u>   | 16          | -40 TO              | ACTIVE        | 0.40                                | 2500        | Check stock or order |

3 of 3

|               |           |    | 85           |        |      |      |                      |
|---------------|-----------|----|--------------|--------|------|------|----------------------|
| SN74LV174APWR | <u>PW</u> | 16 | -40 TO<br>85 | ACTIVE | 0.37 | 2000 | Check stock or order |

MODELS Back to Top

• Hex D-Type Flop -Flop With Clear (SCEM133, 114 KB - Updated: 07/17/2000)

Hex D-Type Flop -Flop With Clear (SCEM133, 16 KB, ZIP - Updated: 07/17/2000)

Table Data Updated on: 11/17/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks</u> | <u>Privacy Policy</u> | <u>Important Notice</u>