
SN54LS651 THRU SN54LS653 SN74LS651 THRU SN74LS653 OCTAL BUS TRANSCEIVERS AND REGISTERS SDLS191A – JANUARY 1981 – REVISED DECEMBER 2000

- Bus Transceivers/Registers
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True and Inverting Data Paths
- Choice of 3-State or Open-Collector Outputs to A Bus
- Dependable Texas Instruments Quality and Reliability


DEVICE	A OUTPUT	B OUTPUT	LOGIC
'LS651	3-State	3-State	Inverting
'LS652	3-State	3-State	True
'LS653	Open-collector	3-State	Inverting

description


These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Enable GAB and GBA are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether realtime or stored data is transferred. A low input level selects real-time data, and a high selects stored data. The following examples demonstrate the four fundamental bus-management functions that can be performed with the 'LS651, 'LS652, and 'LS653.



SN54LS'... JT PACKAGE SN74LS'... DW OR NT PACKAGE (TOP VIEW)




NC - No internal connection



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright © 2000, Texas Instruments Incorporated

SN54LS651 THRU SN54LS653 SN74LS651 THRU SN74LS653 OCTAL BUS TRANSCEIVERS AND REGISTERS

SDLS191A - JANUARY 1981 - REVISED DECEMBER 2000



Data on the A or B data bus, or both, can be stored in the internal D flip-flop by low-to-high transitions at the appropriate clock pins (CAB or CBA) regardless of the select or enable control pins. When SAB or SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and GBA. In this configuration each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

The SN54LS651 through SN54LS653 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS651 through SN74LS653 are characterized for operation from 0°C to 70°C.

		INP	UTS			DAT	A I/O*	OPERATION C	R FUNCTION
GAB	ĞВА	CAB	СВА	SAB	SBA	A1 THRU A8	B1 THRU B8	'LS651, 'LS653	'LS652, 'LS654
L	н	H or L	H or L	Х	х	laput	1	Isolation	Isolation
L	Н	+	1	Х	х	Input	Input	Store A and B Data	Store A and B Data
Х	н	1	H or L	Х	Х	Input	Not specified	Store A, Hold B	Store A, Hold B
н	Н	Ť	1	х	х	Input	Output	Store A in both registers	Store A in both registers
L	Х	H or L	1	X	Х	Not specified	Input	Hold A, Store B	Hold A, Store B
L	L	1	1	Х	Х	Output	Input	Store B in both registers	Store B in both registers
L	L	×	x	Х	L	Output	Input	Real-Time B Data to A Bus	Real-Time B Data to A Bus
L	L	X	H or L	X	Н	Output	mput	Stored B Data to A Bus	Stored B Data to A Bus
н	Н	X	х	L	Х	Input	Output	Real-Time A Data to B Bus	Real-Time A Data to B Bus
н	н	HorL	х	н	Х	mpar	Output	Stored A Data to B Bus	Stored A Data to B Bus
н	· E	Horl	H or L	н	н	Output	Output	Stored A Data to B Bus and	Stored A Data to B Bus and
	.							Stored B Data to A Bus	Stored B Data to A Bus


FUNCTION TABLE

* The data output functions may be enabled or disabled by various signals at the GAB and GBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.




logic diagrams (positive logic)





'LS652





Pin numbers shown are for DW, JT or NT packages.




SN54LS651 THRU SN54LS653 SN74LS651 THRU SN74LS653 OCTAL BUS TRANSCEIVERS AND REGISTERS SDLS191A - JANUARY 1981 - REVISED DECEMBER 2000

logic symbols[†]





'LS653



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, or NT packages.



SN54LS651, SN54LS652, SN74LS651, SN74LS652 OCTAL BUS TRANSCEIVERS AND REGISTERS

SDLS191 - JANUARY 1981 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}
Input voltage: Control inputs
I/O ports 5.5 V
Operating free-air temperature range: SN54LS651, SN54LS652
SN74LS651, SN74LS652
Storage temperature range 65°C to 150°C

recommended operating conditions

				SN54LS6 SN54LS6		SN74LS651 SN74LS652			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5,5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.7			0.8	V	
юн	High-level output current			- 12			- 15	mA	
IOL	Low-level output current				12			24	mA
		CBA or CAB high	15			15			
tw	Pulse duration	CBA or CAB low	15			15			ns
		Data high or low	15			15			1
t _{su}	Setup time before CAB↑ or CBA↑	A or B	15			15			ns
t _h	Hold time after CAB↑ or CBA↑	A or B	C			0			ns
Τ _A	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					SN	154LS65	51	SN	74LS65	51		
PA	ARAMETER	Т	EST CONDITIO	NST	SN	154LS65	2	SN	74LS65	52	UNIT	
					MIN	τγρ‡	MAX	MIN	TYP‡	MAX	1	
		$V_{CC} = MIN,$	lj = - 18 mA				- 1.5			- 1.5	V	
		V _{CC} = MIN,	V _{IH} = 2 V,	I _{OH} = - 3 mA	2.4	3.4		2.4	3.4			
∨он		$V_{11} = MAX,$	VIH - 2 V,	I _{OH} = - 12 mA	2						1 v 1	
				^I OH = - 15 mA				2			1	
VOL		$V_{CC} = MIN,$	V _{IH} = 2 V,	^I OL = 12 mA		0.25	0.4		0.25	0.4		
		VIL = MAX,		IOL = 24 mA						0.5	V	
1	Control inputs	V _{CC} = MAX,	V ₁ = 7 V				0.1			0.1		
'1	A or B ports	$V_{CC} = MAX,$	V1 = 5.5 V				0.1			0.1	mA	
Чн	Control inputs	V _{CC} = MAX,	V. = 2 7 V				20			20	<u> </u>	
-11	A or B ports¶	VCC - MAA,	v ~ 2.7 v	V _I = 2.7 V			20			20	μA	
IIL.	Control inputs	V _{CC} = MAX,	$V_{1} = 0.4 V_{1}$				- 0.4			- 0.4		
11	A or B ports¶		v] = 0.4 v	V j = 0.4 V			- 0.4			- 0.4	mA	
los §		V _{CC} ≕ MAX,	V _O = 0 V		- 40		- 225	- 40		- 225	mA	
				Outputs high		95	145		95	145	1	
	LS651			Outputs low		103	165		103	165	1 [
I ICC		V _{CC} = MAX		Outputs disabled	103 165		165		103	165		
	LS652			Outputs high		95	145		95	145	- mA	
				Outputs low		103	165		103	165	1	
				Outputs disabled		120	180		120	180	1	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at V_{CC} = 5 V, $T_A = 25$ °C. § Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

 \P For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.



SN54LS651, SN54LS652, SN74LS651, SN74LS652 **OCTAL BUS TRANSCEIVERS AND RÉGISTERS**

SDLS191 - JANUARY 1981 - REVISED MARCH 1988

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	FROM	то	TEST CONF	TEST CONDITIONS					'LS652		
	(INPUT)	(OUTPUT)	IEST CONL	in lows	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNIT
^t PLH	Clock	Bus				14	24		15	25	ns
^t PHL		Dus				23	35		24	36	ns
^t PLH	Bus	Bus				9	18		12	18	ns
^t PHL		Dus				20	30		13	20	ns
^t PLH	Select, with bus input					31	47		23	35	ns
^t PHL	high [†]	P.u.s	R _L = 667 Ω, See Note 2	C _L = 45 pF,		22	33		21	32	ns
^t PLH	Select, with bus input	Bus				23	35		33	50	ns
^t PHL	low [†]					19	30		15	23	ns
^t PZH	Ğва	A Bus				29	44		30	45	ns
^t PZL		A Bus				40	60		36	54	ns
^t PZH	GAB	B Bus				19	29		20	30	ns
^t PZL	- GAB	0.003				26	40	-	25	38	ns
^t PHZ	Ğва	A Bus			1	25	38		25	38	ns
^t PLZ	054	~ 303	$R_{L} = 667 \Omega_{s}$	Сլ=5рF,		19	30		19	30	ns
^t PHZ	GAB	B Bus	See Note 2			25	38		25	38	ns
^t PLZ	GAB	b bus				19	30		19	30	ns

tpLH = propagation delay time, low-to-high-level output.

tpHL = propagation delay time, high-to-low-level output

tpzH = output enable time to high level


tpzL = output enable time to low level

tpHZ = output disable time from high level

 t_{PLZ}^{T} = output disable time from low level [†] These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

schematics of inputs and outputs





SN54LS653, SN74LS653 OCTAL BUS TRANSCEIVERS AND REGISTERS

SDLS191 - JANUARY 1981 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, V _{CC}
Input voltage: All inputs and A I/O ports 7V
B I/O ports 5.5 V
Operating free-air temperature range: SN54LS653
SN74LS653
Storage temperature range

recommended operating conditions

			S	N54LS6	53	SN74LS653			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX		
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V	
VIH High-level input voltage						2			V	
VIL	Low-level input voltage				0.7			0.8	V	
VOH	High-level output voltage	A ports			5.5			5.5	V	
юн	High-level output current	B ports			- 12			- 15	mA	
IOL	Low-level output current				12			24	mA	
		CBA or CAB high	15			15				
tw	Pulse duration	CBA or CAB low	30			30			ns	
		Data high or low	30			30				
t _{su}	Setup time	A or B	15			15			ns	
su	before CAB [↑] or CBA [↑]		10							
t.	Hold time	A or B	0			0			ns	
th	after CAB† or CBA†					0			115	
TA	Operating free-air temperature		- 55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	т	EST CONDITIO	NS [†]	SI	54LS6	53	s	N74LS6	53	υνιτ	
					MIN	TYP‡	MAX	MIN	TYP‡	MAX	1	
VIK		V _{CC} = MIN,	lı = — 18 mA				- 1.5			- 1.5	V	
		V _{CC} = MIN,	V _{IH} = 2 V,	IOH = - 3 mA	2.4	3.4		2.4	3.4			
VOH	B ports	VIL = MAX		IOH = - 12 mA	2						V	
				¹ OH = - 15 mA				2				
юн	A ports	V _{CC} = MIN,	V _{OH} = 5.5 V				0.1			0.1	mA	
Vei		V _{CC} = MIN,	VIH = 2 V,	IOL = 12 mA		0.25	0.4		0.25	0.4	v	
VOL		VIL = MAX		IOL = 24 mA					0.35	0.5	l v	
· 1.	Control inputs	V _{CC} = MAX,	V ₁ = 7 V				0.1			0.1	mA	
Ц	A or B ports	V _{CC} = MAX,	VI = 5.5 V				0.1			0.1	mA	
1	Control inputs		V 2 7 V				20			20		
ЧΗ	A or B ports	$V_{CC} = MAX,$	V ₁ = 2.7 V				20		-	20	μA 20	
կլ	Control inputs	V _{CC} = MAX,	$V_{1} = 0.4 V$				- 0.4			- 0.4	mA	
11	A or B ports	$V_{CC} = WAX,$					- 0.4			- 0.4	1	
IOS §	B ports	V _{CC} = MAX,	V ₀ = 0 V		- 40		- 225	- 40		- 225	mA	
				Outputs high		95	145		95	145		
	LS653			Outputs low		103	165		103	165]	
100		V _{CC} = MAX		Outputs disabled		103	165		103	165	mA	
100	lcc			Outputs high		95	145		95	145] ""A	
	LS654			Outputs low		105	170		105	170		
				Outputs disabled		120	180		120	180		

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

[§] Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

 \P For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.



SN54LS653, SN74LS653 OCTAL BUS TRANSCEIVERS AND REGISTERS


SDLS191 - JANUARY 1981 - REVISED MARCH 1988

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		P MAX	UNIT
^t PLH	СВА	A D		2!	5 38	
^t PHL	CBA	A Bus		26		ns
^t PLH	САВ	B Bus		15	5 23	
tPHL		D DUS		24	l 36	ns
^t PLH	- A Bus	B Bus		10) 18	
^t PHL		D D03		20) 30	ns
tPLH	- B Bus	A Bus		21	32	
tphl		A 503		16	5 24	ns
^t PLH	SBA†	A Bus	$R_{L} = 667 \Omega, C_{L} = 45 pF,$	38	3 57	
tphl	(with B high)	A Bus	See Note 2	26		ns
^t PLH	SBA [†]		-	34	51	
^t PHL	(with B low)	A Bus		23		ns
tPLH	SAB [†]			32		
^t PHL	(with A high)	B Bus		22		ns
tPLH	SAB [†]			24		
tPHL	(with A low)	B Bus		20		ns
tPLH	1		-			
^t PHL	ĞВА	A Bus		37		ns
^t PZH	CAD		*			
tPZL	- GAB	B Bus	$R_{L} = 667 \Omega, C_{L} = 5 pF,$	25		ns
^t PHZ	CAR		See Note 2	26		
tPLZ	GAB	B Bus		19		ns

switching characteristics, V_{CC} = 5 V, T_A = $25 \,^{\circ}$ C

[†]These parameters are measured with the internal output state of the storage register opposite to that of the bus input. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

schematics of inputs and outputs





PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74LS651DW	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI
SN74LS651DWR	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI
SN74LS651NT	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI
SN74LS652DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS652DWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS652DWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS652DWRE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS652NT	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS652NTE4	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated