SDAS214D - DECEMBER 1982 - REVISED JULY 2001

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- pnp Inputs Reduce dc Loading

## description

These octal buffers/drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. When these devices are used with the 'ALS241, 'AS241A, 'ALS244, and 'AS244A, the circuit designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable  $(\overline{OE})$  inputs, and complementary OE and  $\overline{OE}$  inputs. These devices feature high fan-out and improved fan-in.


The -1 version of SN74ALS240A is identical to the standard version, except that the recommended maximum  $I_{OL}$  for the -1 version is 48 mA. There is no -1 version of the SN54ALS240A.

SN54ALS240A, SN54AS240A...J OR W PACKAGE SN74ALS240A...DB, DW, OR N PACKAGE SN74AS240A...DW OR N PACKAGE

#### (TOP VIEW) 1OE П v<sub>cc</sub> 20 19 20E 1A1 2 2Y4 🛛 3 18 1Y1 1A2 17 2A4 2Y3 🛛 5 16 1Y2 1A3 🛛 6 15 2A3 2Y2 1Y3 7 14 13 2A2 1A4 8 2Y1 🛛 9 12 11Y4 GND 10 11 🛛 2A1

# SN54ALS240A, SN54AS240A ... FK PACKAGE

(TOP VIEW)



### **ORDERING INFORMATION**

т <sub>А</sub>	PACKAGE		ORDERABLE PART NUMBER	TOP-SIDE MARKING				
	PDIP – N	Tube	SN74ALS240AN	SN74ALS240AN				
0°C to 70°C	PDIP – N	Idde						
		Tube	SN74ALS240ADW	ALS240A				
		Tube	SN74AS240ADW	MARKING SN74ALS240AN SN74AS240AN ALS240A AS240A AS240A AS240A G240A SNJ54ALS240AJ SNJ54ALS240AJ SNJ54ALS240AW SNJ54ALS240AW				
	SOIC – DW	Ton a and real	SN74ALS240ADWR	ALS240A				
		Tape and reel	SN74AS240ADWR	AS240A				
	SSOP – DB	Tape and reel	SN74ALS240ADBR	G240A				
	CDIP – J	Tube	SNJ54ALS240AJ	SNJ54ALS240AJ				
	CDIP – J	Idde	SNJ54AS240AJ	SNJ54AS240AJ				
–55°C to 125°C	CFP - W			SNJ54ALS240AW				
-55°C to 125°C		Tube	SNJ54AS240AW	SNJ54AS240AW				
	LCCC - FK	Tube	SNJ54ALS240AFK	SNJ54ALS240AFK				
		Tube	SNJ54AS240AFK	SNJ54AS240AFK				

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2001, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SDAS214D - DECEMBER 1982 - REVISED JULY 2001

FUNCTION TABLE (each buffer)							
INP	UTS	OUTPUT					
OE	Α	Y					
L	Н	L					
L	L	н					
Н	Х	Z					

## logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>	
Input voltage, V <sub>I</sub>	
Voltage applied to a disabled 3-state output	5.5 V
Package thermal impedance, $\theta_{JA}$ (see Note 1): DB package	
DW package	58°C/W
N package	
Storage temperature range, T <sub>stg</sub>	−65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.



SDAS214D - DECEMBER 1982 - REVISED JULY 2001

### recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage			5	5.5	V
VIH	High-level input voltage		2			V
V	Low-level input voltage	SN54ALS240A			0.7	V
VIL	Low-level input voltage	SN74ALS240A, 'AS240A			0.8	v
lou	High-level output current	SN54ALS240A, SN54AS240A			-12	mA
ЮН	riigii-ievel ouput current	SN74ALS240A, SN74AS240A			-15	ША
		SN54ALS240A			12	
		SN74ALS240A			24	
IOL	Low-level output current				48†	mA
		SN54AS240A			48	
		SN74AS240A			64	
т.	Operating free air temperature	SN54ALS240A, SN54AS240A	-55		155	°C
Τ <sub>Α</sub>	Operating free-air temperature SN74ALS240A, SN74AS240A		0		70	-0

<sup>†</sup> Applies only to the -1 version and only if V<sub>CC</sub> is between 4.75 V and 5.25 V

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	METER TEST CONDITIONS		SN5	SN54ALS240A		SN74ALS240A				
PARAMETER			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
VIK	V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.2			-1.2	V	
	$V_{CC}$ = 4.5 V to 5.5 V,	I <sub>OH</sub> = -0.4 mA	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2	2			
Vou		$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		V	
VOH	$V_{CC} = 4.5 V$	$I_{OH} = -12 \text{ mA}$	2						V	
		I <sub>OH</sub> = -15 mA				2				
		I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	.5 V	
VOL	$V_{CC} = 4.5 V$	I <sub>OL</sub> = 24 mA					0.35	0.5		
		$I_{OL} = 48 \text{ mA}^{\dagger}$					0.35	0.5		
IOZH	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			20			20	μA	
IOZL	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V			-20			-20	μA	
lj	V <sub>CC</sub> = 5.5 V,	VI = 7 V			0.1			0.1	mA	
Чн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μA	
١L	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.1			-0.1	mA	
١O§	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA	
	V <sub>CC</sub> = 5.5 V	Outputs high		4	11		4	11		
ICC		Outputs low		13	23		13	23	mA	
		Outputs disabled		14	25		14	25		

<sup>†</sup> Applies only to the -1 version and only if V<sub>CC</sub> is between 4.75 V and 5.25 V <sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V,  $T_A = 25^{\circ}$ C. § The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I<sub>OS</sub>.



SDAS214D - DECEMBER 1982 - REVISED JULY 2001

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN	SN54AS240A			SN74AS240A			
		TEST C	TEST CONDITIONS		TYP <sup>†</sup>	MAX	MIN	түр†	MAX	UNIT	
VIК		V <sub>CC</sub> = 4.5 V,	lj = – 18 mA			-1.2			-1.2	V	
		V <sub>CC</sub> = 4.5 V to 5.5 V	$I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2	2		1	
Val		VCC = 4.5 V 10 5.5 V	$I_{OH} = -3 \text{ mA}$	2.4	3.4		2.4	3.4		V	
VOH	V <sub>CC</sub> = 4.5 V	$I_{OH} = -12 \text{ mA}$	2.4						V		
		VCC = 4.5 V	I <sub>OH</sub> = -15 mA				2.4				
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.27	0.55				V		
		I <sub>OL</sub> = 64 mA					0.31	0.55	v		
IOZH	-	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50			50	μA	
IOZL		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V			-50			-50	μA	
Ц		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA	
Ιн		V <sub>CC</sub> = 5.5 V,	VI = 2.7 V			20			20	μΑ	
I.,	A inputs					-1			-1	~ ^	
ΙL	OE inputs	$V_{CC} = 5.5 V,$	$V_{I} = 0.4 V$			-0.5			-0.5	mA	
lo‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-50		-150	-50		-150	mA	
			Outputs high		11	17		11	17		
ICC	cc	V <sub>CC</sub> = 5.5 V	Outputs low		51	75		51	75	mA	
		Outputs disabled		24	38		24	38			

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.
<sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I<sub>OS</sub>.

## switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T <sub>A</sub> = MIN to MAX§		CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω,			UNIT
			SN54AL	SN54ALS240A SN74ALS240A				
			MIN	MAX	MIN	MAX		
<sup>t</sup> PLH	۵	v	2	22	2	9	ns	
<sup>t</sup> PHL	A	Ŷ	2	11	2	9	115	
<sup>t</sup> PZH		v	4	34	5	13	ns	
<sup>t</sup> PZL	OE	Ŷ	5	26	5	18	115	
<sup>t</sup> PHZ	OE	V	1	15	2	10	ns	
<sup>t</sup> PLZ	UE	T	3	24	3	12	115	

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS214D - DECEMBER 1982 - REVISED JULY 2001


## switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CI R1 R2	V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T <sub>A</sub> = MIN to MAX <sup>†</sup>		3	UNIT
		SN54AS240A SN74			SN74AS	6240A	
			MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	۵	Y	1	7	1	6.5	ns
<sup>t</sup> PHL	A	Y	1.2	6.5	1.2	6.5	115
<sup>t</sup> PZH	OE	v	1	7	1	6.4	ns
<sup>t</sup> PZL	UE	Y	1.1	9.5	1.1	9	115
<sup>t</sup> PHZ	OE	v	1.2	5.5	1.2	5	ns
<sup>t</sup> PLZ			1.5	12.5	1.5	9.5	115

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.




SDAS214D - DECEMBER 1982 - REVISED JULY 2001



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz, t<sub>r</sub> = t<sub>f</sub> = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.





#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products. www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2001, Texas Instruments Incorporated