

## 54H/74H71

### JK MASTER/SLAVE FLIP-FLOP

(With AND-OR Inputs)


**DESCRIPTION** — The '71 is a high speed JK master/slave flip-flop with AND-OR gate inputs. The AND-OR gate inputs for entry into the master section are controlled by the clock pulse. The clock pulse also regulates the circuitry which connects the master and slave sections. The sequence of operation is as follows: 1) isolate slave from master; 2) enter information from AND-OR gate inputs to master; 3) disable AND-OR gate inputs; 4) transfer information from master to slave. The logic state of J and K inputs must not be allowed to change when the clock pulse is in a HIGH state.

**TRUTH TABLE**

INPUTS		OUTPUT
J	K	Q
L	L	Q <sub>n</sub>
L	H	L
H	L	H
H	H	$\bar{Q}_n$

H = HIGH Voltage Level  
L = LOW Voltage Level

**CLOCK WAVEFORM**



Asynchronous Input:  
LOW input to  $\bar{S}_D$  sets Q to HIGH level  
Set is independent of clock

J = (J<sub>1A</sub> • J<sub>1B</sub>) + (J<sub>2A</sub> • J<sub>2B</sub>)  
K = (K<sub>1A</sub> • K<sub>1B</sub>) + (K<sub>2A</sub> • K<sub>2B</sub>)  
t<sub>n</sub> = Bit time before clock pulse.  
t<sub>n+1</sub> = Bit time after clock pulse.


**ORDERING CODE:** See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		V <sub>CC</sub> = +5.0 V ±5%, T <sub>A</sub> = 0°C to +70°C	V <sub>CC</sub> = +5.0 V ±10%, T <sub>A</sub> = -55°C to +125°C	
Plastic DIP (P)	A	74H71PC		9A
Ceramic DIP (D)	A	74H71DC	54H71DM	6A
Flatpak (F)	B	74H71FC	54H71FM	3I


**INPUT LOADING/FAN-OUT:** See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74H (U.L.) HIGH/LOW
J <sub>1A</sub> , J <sub>1B</sub> , J <sub>2A</sub> , J <sub>2B</sub> K <sub>1A</sub> , K <sub>1B</sub> , K <sub>2A</sub> , K <sub>2B</sub>	Data Inputs	1.25/1.25
CP	Clock Pulse Input (Active Falling Edge)	2.5/2.5
$\bar{S}_D$	Direct Set Input (Active LOW)	3.75/3.75
Q, $\bar{Q}$	Outputs	12.5/12.5


**CONNECTION DIAGRAMS**  
PINOUT A



**PINOUT B**




**LOGIC SYMBOL**



V<sub>CC</sub> = Pin 14 (4)  
GND = Pin 7 (11)

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74H		UNITS	CONDITIONS
		Min	Max		
I <sub>CC</sub>	Power Supply Current		30	mA	V <sub>CC</sub> = Max, V <sub>CP</sub> = 0 V

AC CHARACTERISTICS: V<sub>CC</sub> = +5.0 V, T<sub>A</sub> = +25°C (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54/74H		UNITS	CONDITIONS
		C <sub>L</sub> = 25 pF R <sub>L</sub> = 280 Ω			
		Min	Max		
f <sub>max</sub>	Maximum Clock Frequency	25		MHz	Figs. 3-1, 3-9
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP̄ to Q or Q̄		21 27	ns	Figs. 3-1, 3-9
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay S̄D to Q or Q̄		13 24	ns	Figs. 3-1, 3-10

AC OPERATING REQUIREMENTS: V<sub>CC</sub> = +5.0 V, T<sub>A</sub> = +25°C

SYMBOL	PARAMETER	54/74H		UNITS	CONDITIONS
		Min	Max		
t <sub>s</sub> (H)	Setup Time HIGH, J <sub>n</sub> or K <sub>n</sub> to CP̄	0		ns	Fig. 3-18
t <sub>h</sub> (H)	Hold Time HIGH, J <sub>n</sub> or K <sub>n</sub> to CP̄	0		ns	Fig. 3-18
t <sub>s</sub> (L)	Setup Time LOW, J <sub>n</sub> or K <sub>n</sub> to CP̄	0		ns	Fig. 3-18
t <sub>h</sub> (L)	Hold Time LOW, J <sub>n</sub> or K <sub>n</sub> to CP̄	0		ns	Fig. 3-18
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP̄ Pulse Width	12 28		ns	Fig. 3-9
t <sub>w</sub> (L)	S̄D Pulse Width LOW	16		ns	Fig. 3-10