

# 74F564

## Octal D-Type Flip-Flop with TRI-STATE® Outputs

### General Description

The 'F564 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable ( $\bar{OE}$ ). The information presented to the D inputs is sorted in the flip-flops on the LOW-to-HIGH Clock (CP) transition.

This device is functionally identical to the 'F574, but has inverted outputs.

### Features

- Inputs and outputs on opposite sides of package allow easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to 'F574
- TRI-STATE outputs for bus-oriented applications



### Ordering Code:

See Section 11

Commercial	Package Number	Package Description
74F564PC	N20A	20-Lead (0.300" Wide) Molded Dual-In-Line
74F564SJ (Note 1)	M20D	20-Lead (0.300" Wide) Molded Small Outline, EIAJ


Note 1: Devices also available in 13" reel. Use suffix = SJX.

### Logic Symbols



### Connection Diagram

Pin Assignment  
for DIP and SOIC



TL/F/9563-1

**Unit Loading/Fan Out:** See Section 2 for U.L. definitions

Pin Names	Description	74F	
		U.L. HIGH/LOW	Input $I_{IH}/I_{IL}$ Output $I_{OH}/I_{OL}$
D <sub>0</sub> -D <sub>7</sub>	Data Inputs	1.0/1.0	20 $\mu$ A/-0.6 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 $\mu$ A/-0.6 mA
OE	TRI-STATE Output Enable Input (Active LOW)	1.0/1.0	20 $\mu$ A/-0.6 mA
$\bar{O}_0$ - $\bar{O}_7$	TRI-STATE Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)

**Functional Description**

The 'F564 consists of eight edge-triggered flip-flops with individual D-type inputs and TRI-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable ( $\bar{OE}$ ) LOW, the contents of the eight flip-flops are available at the outputs. When  $\bar{OE}$  is HIGH, the outputs go to the high impedance state. Operation of the  $\bar{OE}$  input does not affect the state of the flip-flops.

**Function Table**

Inputs			Internal	Outputs	Function
OE	CP	D	Q	O	
H	H	L	NC	Z	Hold
H	H	H	NC	Z	Hold
H	/	L	H	Z	Load
H	/	H	L	Z	Load
L	/	L	H	H	Data Available
L	/	H	L	L	Data Available
L	H	L	NC	NC	No Change in Data
L	H	NC	NC	NC	No Change in Data

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

Z = High Impedance

/ = LOW-to-HIGH Transition

NC = No Change

**Logic Diagram**


TL/F/9563-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings (Note 1)

Storage Temperature	−65°C to +150°C		
Ambient Temperature under Bias	−55°C to +125°C		
Junction Temperature under Bias Plastic	−55°C to +175°C −55°C to +150°C		
V <sub>CC</sub> Pin Potential to Ground Pin	−0.5V to +7.0V		
Input Voltage (Note 2)	−0.5V to +7.0V		
Input Current (Note 2)	−30 mA to +5.0 mA		
Voltage Applied to Output in HIGH State (with V <sub>CC</sub> = 0V)	−0.5V to V <sub>CC</sub>		
Standard Output	−0.5V to +5.5V		
TRI-STATE Output	−0.5V to +5.5V		

Current Applied to Output  
in LOW State (Max) twice the rated I<sub>OL</sub> (mA)

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** Either voltage limit or current limit is sufficient to protect inputs.

## Recommended Operating Conditions

Free Air Ambient Temperature Commercial	0°C to +70°C
Supply Voltage Commercial	+4.5V to +5.5V

## DC Electrical Characteristics

Symbol	Parameter	74F			Units	V <sub>CC</sub>	Conditions
		Min	Typ	Max			
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage		0.8		V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage		−1.2		V	Min	I <sub>IN</sub> = −18 mA
V <sub>OH</sub>	Output HIGH Voltage	74F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F% 5% V <sub>CC</sub> 74F% 5% V <sub>CC</sub>	2.5 2.4 2.7 2.7		V	Min	I <sub>OH</sub> = −1 mA I <sub>OH</sub> = −3 mA I <sub>OH</sub> = −1 mA I <sub>OH</sub> = −3 mA
V <sub>OL</sub>	Output LOW Voltage	74F 10% V <sub>CC</sub>		0.5	V	Min	I <sub>OL</sub> = 24 mA
I <sub>IH</sub>	Input HIGH Current	74F		5.0	μA	Max	V <sub>IN</sub> = 2.7V
I <sub>BEVI</sub>	Input HIGH Current Breakdown Test	74F		7.0	μA	Max	V <sub>IN</sub> = 7.0V
I <sub>CEx</sub>	Output HIGH Leakage Current	74F		50	μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>
V <sub>ID</sub>	Input Leakage Test	74F	4.75		V	0.0	I <sub>ID</sub> = 1.9 μA All Other Pins Grounded
I <sub>OD</sub>	Output Leakage Circuit Current	74F		3.75	μA	0.0	V <sub>OD</sub> = 150 mV All Other Pins Grounded
I <sub>IL</sub>	Input LOW Current			−0.6	mA	Max	V <sub>IN</sub> = 0.5V
I <sub>OZH</sub>	Output Leakage Current			50	μA	Max	V <sub>OUT</sub> = 2.7V
I <sub>OZL</sub>	Output Leakage Current			−50	μA	Max	V <sub>OUT</sub> = 0.5V
I <sub>OS</sub>	Output Short-Circuit Current	−60	−150		mA	Max	V <sub>OUT</sub> = 0V
I <sub>ZZ</sub>	Bus Drainage Test			500	μA	0.0V	V <sub>OUT</sub> = 5.25V
I <sub>CCZ</sub>	Power Supply Current		55	86	mA	Max	V <sub>O</sub> = HIGH Z

**AC Electrical Characteristics:** See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F			74F			Units	Fig. No.		
		$T_A = +25^\circ C$			$T_A, V_{CC} = \text{Com}$						
		Min	Typ	Max	Min	Max					
$f_{max}$	Maximum Clock Frequency	100			70			MHz	2-1		
$t_{PLH}$	Propagation Delay CP to $\bar{Q}_n$	2.5	5.2	8.5	2.5	8.5		ns	2-3		
$t_{PHL}$		2.5	5.9	8.5	2.5	8.5					
$t_{PZH}$	Output Enable Time	3.0	5.6	9.0	2.5	10.0					
$t_{PZL}$		3.0	6.2	9.0	2.5	10.0					
$t_{PHZ}$	Output Disable Time	1.5	3.4	5.5	1.5	6.5					
$t_{PLZ}$		1.5	2.7	5.5	1.5	6.5					

**AC Operating Requirements:** See Section 2 for Waveforms

Symbol	Parameter	74F		74F		Units	Fig. No.		
		$T_A = +25^\circ C$		$T_A, V_{CC} = \text{Com}$					
		Min	Max	Min	Max				
$t_s(H)$	Setup Time, HIGH or LOW $D_n$ to CP	2.0		2.0		ns	2-6		
$t_s(L)$		2.5		2.5					
$t_h(H)$	Hold Time, HIGH or LOW $D_n$ to CP	2.0		2.0		ns	2-6		
$t_h(L)$		2.0		2.0					
$t_w(H)$	CP Pulse Width HIGH or LOW	5.0		5.0		ns	2-4		
$t_w(L)$		5.0		5.0					