	SN74LVC57 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS300A – JANUARY 1993 – REVISED NOVEMBER 199				
 EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process 	DB, DW, OR PW PACKAGE (TOP VIEW)				
 Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	$\overline{OE} \begin{bmatrix} 1 & 20 \\ 1 & 20 \end{bmatrix} V_{CC}$ $1D \begin{bmatrix} 2 & 19 \end{bmatrix} 1Q$				
 Typical V_{OHV} (Output V_{OH} Undershoot) 2 V at V_{CC} = 3.3 V, T_A = 25°C 	2D [] 3 18]] 2Q 3D [] 4 17 [] 3Q				
 Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) 	4D [] 5 16 [] 4Q 5D [] 6 15 [] 5Q 6D [] 7 14]] 6Q				
Packages description	7D [8 13] 7Q 8D [9 12] 8Q GND [10 11] LE				

This octal transparent D-type latch is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC573 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, input/output (I/O) ports, bidirectional bus drivers, and working registers.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without the need for interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74LVC573 is characterized for operation from -40° C to 85° C.

(each latch)									
	INPUTS	OUTPUT							
OE	LE	D	Q						
L	Н	Н	Н						
L	Н	L	L						
L	L	Х	Q ₀						
Н	Х	Х	Z						


FUNCTION TABLE (each latch)

EPIC is a trademark of Texas Instruments Incorporated.


SN74LVC573 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS300A - JANUARY 1993 - REVISED NOVEMBER 1994

logic symbol[†]



logic diagram (positive logic)



To Seven Other Channels

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V_{CC}
Output voltage range, V_{O} (see Note 1) -0.5 V to V_{CC} + 0.5 V
Input clamp current, I_{IK} (V _I < 0) -50 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC}) ±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$ $\pm 50 \text{ mA}$
Continuous current through V _{CC} or GND ±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DB package
DW package 1.6 W
PW package 0.7 W
$\begin{array}{llllllllllllllllllllllllllllllllllll$

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. This value is limited to 4.6 V maximum.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	V
VIH	High-level input voltage	V_{CC} = 2.7 V to 3.6 V	2		V
VIL	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V
VI	Input voltage		0	VCC	V
VO	Output voltage		0	VCC	V
lau	High-level output current $\frac{V_{CC} = 2.7 V}{V_{CC} = 3 V}$		-12	mA	
ЮН		V _{CC} = 3 V		-24	ША
1		V _{CC} = 2.7 V		12	mA
IOL	Low-level output current V _{CC} = 3 V			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V
Тд	Operating free-air temperature		-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	· · · +	$T_A = -40^{\circ}$	UNIT	
PARAMETER	TEST CONDITIONS	vcc†	MIN		
	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		
Ver	V_{OH} I _{OH} = -12 mA	2.7 V	2.2		v
VОН		3 V	2.4		v
	I _{OH} = - 24 mA	3 V	2		
	I _{OL} = 100 μA	MIN to MAX		0.2	
V _{OL}	I _{OL} = 12 mA	2.7 V		0.4	V
	I _{OL} = 24 mA	3 V		0.55	
lj	$V_I = V_{CC}$ or GND	3.6 V		±5	μA
I _{OZ}	$V_{O} = V_{CC}$ or GND	3.6 V		±10	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V		20	μA
∆ICC	$V_{CC} = 3 V \text{ to } 3.6 V$, One input at $V_{CC} - 0.6 V$, Other inputs at V_{CC} or GND			500	μA
Ci	$V_{I} = V_{CC} \text{ or } GND$	3.3 V			pF
Co	$V_{O} = V_{CC}$ or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	
tw	Pulse duration, LE high	4		5		ns
t _{su}	Setup time, data before LE \downarrow	2		3		ns
th	Hold time, data after LE \downarrow	2		3		ns



SN74LVC573 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS300A – JANUARY 1993 – REVISED NOVEMBER 1994

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	V _{CC} =	3.3 V \pm	0.3 V	V _{CC} =	2.7 V	UNIT
FARAWETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	UNIT
÷ .	D	0	1.5	4.2	8	1.5	9	20
tpd	LE	1.5	5	9	1.5	10	ns	
ten	OE	Q	1.5	4	8.5	1.5	9.5	ns
^t dis	OE	Q	1.5	3.7	7.5	1.5	8.5	ns

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER		TEST CO	TYP	UNIT	
C _{pd} Power dissipation capacitance	Outputs enabled	$C_{1} = 50 \text{ pF}$	f = 10 MHz	20	nE.
	Outputs disabled	$C_{L} = 50 \text{ pF}, f = 10$	ρ Γ , Ι = ΙΟ ΜΠΖ	3.5	p⊦



SN74LVC573 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS300A – JANUARY 1993 – REVISED NOVEMBER 1994

0 6 V O Open **S1 500** Ω From Output TEST **S**1 O GND **Under Test** Open tPLH/tPHL $C_I = 50 \text{ pF}$ tPLZ/tPZL 6 V **500** Ω (see Note A) tPHZ/tPZH GND LOAD CIRCUIT FOR OUTPUTS 2.7 V 1.5 V **Timing Input** 0 V tw t_{su} th 2.7 V 2.7 V Input 1.5 V 1.5 \ 1.5 V **Data Input** 1.5 V 0 V 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** PULSE DURATION SETUP AND HOLD TIMES 2.7 V 2.7 V Output 1.5 V 1.5 V 1.5 V 1.5 V Input Control 0 V 0 V tPZL -^tPHL **t**PLH ^tPLZ Output 3 V VOH Waveform 1 1.5 V 1.5 V Output 1.5 V V_{OL} + 0.3 V S1 at 6 V VOL VOL (see Note C) tPHZ ^tPLH tPHL · tPZH 🔶 Output ۷он ۷он Waveform 2 V_{OH} – 0.3 V 1.5 V 1.5 V 1.5 V Output S1 at GND ≈ 0 V - V_{OL} (see Note C) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES** INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING

PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated