
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Packages, and Ceramic (J) DIPs

description


These octal buffers and line drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVTT244 are organized as two 4-bit line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

SN54LVTT244 . . . J OR W PACKAGE SN74LVTT244 . . . DB, DW, OR PW PACKAGE (TOP VIEW)



SN54LVTT244 . . . FK PACKAGE (TOP VIEW)



To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74LVTT244 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVTT244 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVTT244 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE (each buffer)


INPU	JTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	Χ	Z

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	-0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V _O (see Note 1)	0.5 V to 7 V
Current into any output in the low state, IO: SN54LVTT244	96 mA
SN74LVTT244	128 mA
Current into any output in the high state, IO (see Note 2): SN54LVTT244	48 mA
SN74LVTT244	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 4)

			SN54LV	TT244	SN74LV	LINUT	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	2.7	3.6	2.7	3.6	V	
V _{IH}	High-level input voltage	2	1/4/	2		V	
VIL	IL Low-level input voltage					0.8	V
VI	V _I Input voltage					5.5	V
lOH	High-level output current		5	-24		-32	mA
lOL	Low-level output current		90	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	Q'	10		10	ns/V
TA	Operating free-air temperature	·	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.



SN54LVTT244, SN74LVTT244 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCES006 - FEBRUARY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS				54LVTT2	244	SN	UNIT		
PARAMETER	'	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNII		
VIK	V _{CC} = 2.7 V,	I _I = -18 mA			-1.2			-1.2	V	
	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	I _{OH} = -100 μA	VCC-C).2		V _{CC} -0).2			
\/a++	$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			2.4			V	
VOH	VCC = 3 V	$I_{OH} = -24 \text{ mA}$		2						V
	VCC = 3 V	$I_{OH} = -32 \text{ mA}$				2				
	V _{CC} = 2.7 V	I _{OL} = 100 μA				0.2			0.2	
	VCC = 2.7 V	I _{OL} = 24 mA	,			0.5		0.5		
Voi		I _{OL} = 16 mA				0.4			0.4	V
VOL	V _{CC} = 3 V	I _{OL} = 32 mA				0.5			0.5	V
	vCC = 3 v	I _{OL} = 48 mA	0.55							
		I _{OL} = 64 mA		7		0.5				
1.	$V_{CC} = 0$ or MAX‡,	V _I = 5.5 V		5	50			10	μΑ	
11	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND		0	/	±1			±1	μΑ
l _{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V		Q					±100	μΑ
^I OZH	$V_{CC} = 3.6 \text{ V},$	V _O = 3 V				1			5	μΑ
l _{OZL}	$V_{CC} = 3.6 \text{ V},$	$V_0 = 0.5 \text{ V}$	_			-1			-5	μΑ
$V_{CC} = 3.6 \text{ V},$ $V_{I} = V_{CC} \text{ or GND}$		I _O = 0,	Outputs high		0.12	0.39		0.12	0.19	
			Outputs low		8.6	14		8.6	12	mA
		Outputs disabled		0.12	0.39		0.12	0.19		
Δl _{CC} §	V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND					0.3			0.2	mA
Ci	V _I = 3 V or 0	3 V or 0			4			4		pF
Co	$V_O = 3 \text{ V or } 0$				8			8		pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

		TO (OUTPUT)	SN54LVTT244				SN74LVTT244								
PARAMETER	FROM (INPUT)		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT			
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX				
t _{PLH}	А	۸	^	^		0.5	4.7		5.2	1	2.5	4.1		5	ns
^t PHL		T	0.5	4.4	ZVIF	5.4	1	2.5	4.1		5.2	115			
^t PZH	ŌĒ	V	0.8	5.4	PRL	6.5	1	2.7	5.2		6.3	ns			
tPZL		OE	'	0.8	5.4		7.6	1.1	3.1	5.2		6.7	115		
^t PHZ	ŌĒ	ŌĒ	OE OE	OE V	V	1.5	6.2		6.9	1.9	3.9	5.6		6.3	ns
t _{PLZ}			'	1.2	5.5		6	1.8	3.2	5.1		5.6	115		


 $[\]overline{\dagger}$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuit and Voltage Waveforms



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated