SN74LVC841 10-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS307B - MARCH 1993 - REVISED MAY 1996

- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_Δ = 25°C
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

DB, DW, OR PW PACKAGE (TOP VIEW)

Œ [1	U	24] v _{cc}
1D [2		23] 1Q
2D [3		22] 2Q
3D [4		21] 3Q
4D [5		20] 4Q
5D [6		19] 5Q
6D [•		18] 6Q
7D [8			7Q
8D [9		16] 8Q
9D [•		15] 9Q
10D [14] 10Q
GND [12		13	LE

description

This 10-bit bus-interface D-type latch is designed for 2.7-V to 3.6-V V_{CC} operation; it can interface to a 5-V system environment.

The SN74LVC841 is designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The ten latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs.

A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC841 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

	INPUTS		OUTPUT
ŌĒ	LE	D	Q
L	Н	Н	Н
L	н	L	L
L	L	Χ	Q_0
н	X	X	z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright @ 1996, Texas Instruments Incorporated

SN74LVC841 10-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS


SCAS307B - MARCH 1993 - REVISED MAY 1996

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SCAS307B - MARCH 1993 - REVISED MAY 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	0.5 V to 6.5 V
Output voltage range, V _O (see Notes 1 and 2)	V to Vcc + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	-50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	+50 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	±50 mA
Continuous current through V _{CC} or GND	+100 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 3): DB package	0.65 W
DW package	
PW package	
Storage temperature range, T _{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
 For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	٧
٧ _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		٧
٧ _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	ν
۷Į	Input voltage		0	5.5	٧
V _O	Output voltage		0	Vcc	٧
ЮН	High-level output current	V _{CC} = 2.7 V	-12		
		V _{CC} = 3 V		-24	mA
OL	Low-level output current	V _{CC} = 2.7 V		12	
·OL	V _{CC} = 3 V			24	mA
Δt/Δν	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C
	I have and imported according to the latest and the		T +0	00	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SN74LVC841 10-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS307B - MARCH 1993 - REVISED MAY 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v _{cc} †	MIN TYP‡	MAX	UNIT
	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		
Voн	10 40	2.7 V	2.2		٧
VOH	I _{OH} = - 12 mA	3 V	2.4		
***	I _{OH} = -24 mA	3 V	2		
	I _{OL} = 100 μA	MIN to MAX		0.2	v
VOL	I _{OL} = 12 mA	2.7 V		0.4	
	I _{OL} = 24 mA	3 V		0.55	
lį	V _I = 5.5 V or GND	3.6 V		±5	μА
loz	$V_O = 5.5 \text{ V or GND}$	3.6 V		±5	μА
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		10	μA
Δl _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V		500	μА
Ci	V _I = V _{CC} or GND	3.3 V	9		pF
Co	V _O = V _{CC} or GND	3.3 V	10		pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

timing requirements over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

		V _{CC} = 3.3 V ± 0.3 V	V _{CC} = 2.7 V	UNIT
		MIN MAX	MIN MAX	1
t _W	Pulse duration	3.5	3.5	ns
t _{su}	Setup time before LE↓	1.5	1.5	ns
th	Hold time, data after LE↓	2	2	ns

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO (OUTPUT)		V _{CC} = 3	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V	
		(001701)	MIN	MAX	MIN	MAX	UNIT
+ .	D	Q	1.5	8		9	ns
^t pd	LE	Q	1.5	8		9	
^t en	ŌĒ	Q	1.5	7.5		8.5	ns
t _{dis}	ŌĒ	Q	1.5	7		8	ns
t _{sk(o)} §				1			ns

[§] Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.


operating characteristics, T_A = 25°C

PARAMETER		TEST CO	TYP	UNIT		
C	Power dissipation capacitance per latch	Outputs enabled	0 50 5	(40.14)	17	
Cpd Power dissipation capacitance per latch		Outputs disabled	Cլ = 50 pF, f = 10 MHz	T = TU MHZ	7	pF



[‡] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

