


SN54ABT32245, SN74ABT32245 36-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS228C – JUNE 1992 – APRIL 1995

- Members of the Texas Instruments *Widebus+*™ Family
- State-of-the-Art *EPIC-II B*™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- High-Drive Outputs (–32-mA I_{OH} , 64-mA I_{OL})
- Bus-Hold Inputs Eliminate the Need for External Pullup Resistors
- Packaged in 100-Pin Plastic Thin Quad Flat (PZ) Package With 14×14 -mm Body Using 0.5-mm Lead Pitch

SN74ABT32245 . . . PZ PACKAGE
(TOP VIEW)



description

The 'ABT32245 are 36-bit (quad 9-bit) noninverting 3-state transceivers designed for synchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

These devices can be used as four 9-bit transceivers, two 18-bit transceivers, or one 36-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction-control (DIR) inputs. The output-enable (\overline{OE}) inputs can be used to disable the device so that the buses are effectively isolated.

Widebus+ and EPIC-II B are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1995, Texas Instruments Incorporated

SN54ABT32245, SN74ABT32245 36-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS228C – JUNE 1992 – APRIL 1995

description (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


Active bus-hold circuitry holds unused or floating data inputs at a valid logic level.

The SN54ABT32245 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ABT32245 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each 9-bit section)

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O	-0.5 V to 5.5 V
Current into any output in the low state, I_{OL} : SN54ABT32245	96 mA
SN74ABT32245	128 mA
Input clamp current, I_{IK} ($V_I < 0$)	-18 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2)	1.2 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

SN54ABT32245, SN74ABT32245
36-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS228C – JUNE 1992 – APRIL 1995

recommended operating conditions

		SN54ABT32245		SN74ABT32245		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage	0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current		-24		-32	mA
I _{OL}	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled			10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200	μs/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

PRODUCT PREVIEW

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54ABT32245, SN74ABT32245
36-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS228C – JUNE 1992 – APRIL 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	SN54ABT32245			SN74ABT32245			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}		V _{CC} = 4.5 V, I _I = -18 mA	-1.2			-1.2			V
V _{OH}		V _{CC} = 4.5 V, I _{OH} = -3 mA	2.5			2.5			V
		V _{CC} = 5 V, I _{OH} = -3 mA	3			3			
		V _{CC} = 4.5 V	2			2			
V _{OL}		V _{CC} = 4.5 V	0.55			0.55			V
			I _{OL} = 48 mA			0.55			
			I _{OL} = 64 mA			0.55			
I _I	Control inputs	V _{CC} = 0 to 5.5 V, V _I = V _{CC} or GND	±1			±1			μA
	A or B ports	V _{CC} = 2.1 V to 5.5 V, V _I = V _{CC} or GND	±20			±20			
I _I (hold)	A or B ports	V _{CC} = 4.5 V	100			100			μA
			V _I = 0.8 V			-100			
			V _I = 2 V			-100			
I _{OZPU} ‡		V _{CC} = 0 to 2.1 V, V _O = 0.5 V to 2.7 V, OE = X	±50			±50			μA
I _{OZPD} ‡		V _{CC} = 2.1 V to 0, V _O = 0.5 V to 2.7 V, OE = X	±50			±50			μA
I _{OZH} §		V _{CC} = 2.1 V to 5.5 V, V _O = 2.7 V, OE ≥ 2 V	10			10			μA
I _{OZL} §		V _{CC} = 2.1 V to 5.5 V, V _O = 0.5 V, OE ≥ 2 V	-10			-10			μA
I _{off}		V _{CC} = 0, V _I or V _O ≤ 4.5 V	±100			±100			μA
I _{CEX}		V _{CC} = 5.5 V, V _O = 5.5 V	50			50			μA
		Outputs high							
I _O ¶		V _{CC} = 5.5 V, V _O = 2.5 V	-50	-100	-180	-50	-100	-180	mA
I _{CC}		V _{CC} = 5.5 V, I _O = 0, V _I = V _{CC} or GND	Outputs high			3			mA
			Outputs low			20			
			Outputs disabled			2			
ΔI _{CC} #		V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND	1			1			mA
C _i	Control inputs	V _I = 2.5 V or 0.5 V	3.5			3.5			pF
C _{io}	A or B ports	V _O = 2.5 V or 0.5 V	9.5			9.5			pF

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ This parameter is specified by characterization.

§ The parameters I_{OZH} and I_{OZL} include the input leakage current.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54ABT32245, SN74ABT32245
36-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS228C – JUNE 1992 – APRIL 1995

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$			SN54ABT32245		SN74ABT32245		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A or B	B or A	1.7	3.2	4.4	1.7	5.3	1.7	5	ns
t_{PHL}			1.7	3.3	4.6	1.7	5.3	1.7	5.2	
t_{PZH}	\overline{OE}	B or A	1.6	4.2	6.1	1.6	7.6	1.6	7.3	ns
t_{PZL}			2.7	5.2	7	2.7	8.2	2.7	8.1	
t_{PHZ}	OE	B or A	1.3	3.9	6.1	1.3	6.7	1.3	6.5	ns
t_{PLZ}			2	4.4	6.6	2	7.2	2	6.9	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	7 V
t_{PHZ}/t_{PZH}	Open


LOAD CIRCUIT FOR OUTPUTS




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.