SCAS319G - NOVEMBER 1993 - REVISED JUNE 1998

● Member of the Texas Instruments Widebus™ Family		L PACKAGE VIEW)
 EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process 	1OEAB	56] 1 0EBA 55] 1CLKBA
 Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	1SAB [] 3 GND [] 4	54] 1SBA 53] GND
 Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V, T_A = 25°C 	1A1 [5 1A2 [6	52] 1B1 51] 1B2
 Power Off Disables Outputs, Permitting Live Insertion 	V _{CC} [7 1A3 [8	50 V _{CC} 49 1B3
 Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC}) 	1A4 [] 9 1A5 [] 10 GND [] 11	48 1B4 47 1B5 46 GND
 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V 	1A6 [12 1A7 [13 1A8 [14	45] 1B6 44] 1B7 43] 1B8
 Using Machine Model (C = 200 pF, R = 0) Latch-Up Performance Exceeds 250 mA Per JESD 17 	2A1 [15 2A2 [16 2A3 [17	42 2B1 41 2B2 40 2B3
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	GND [18 2A4 [19 2A5 [20	39 GND 38 2B4 37 2B5
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages 	2A6 [21 V _{CC} [22	36
description	2A7 [23 2A8 [24 GND [25	34 2B7 33 2B8 32 GND
This 16-bit bus transceiver and register is designed for 1.65-V to 3.6-V V _{CC} operation.	2SAB 26 2CLKAB 27 2OEAB 28	31 2SBA 30 2CLKBA 29 2OEBA
The CNIZ4LVCL44CCE2A consists of D time		

The SN74LVCH16652A consists of D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The device can be used as two 8-bit transceivers or one 16-bit transceiver.

Complementary output-enable (OEAB and OEBA) inputs control the transceiver functions. Select-control (SAB and SBA) inputs select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74LVCH16652A.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated

SN74LVCH16652A 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS SCAS319G – NOVEMBER 1993 – REVISED JUNE 1998

description (continued)

Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the levels on the select-control or output-enable inputs. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last level configuration.

To ensure the high-impedance state during power up or power down, \overline{OEBA} should be tied to V_{CC} through a pullup resistor and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

Active bus-hold circuitry holds unused or floating data inputs at a valid logic level.

The SN74LVCH16652A is characterized for operation from -40°C to 85°C.

	INPUTS DATA I/O [†]							
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	OPERATION OR FUNCTION
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	\uparrow	\uparrow	Х	Х	Input	Input	Store A and B data
Х	Н	\uparrow	H or L	Х	Х	Input	Unspecified [‡]	Store A, hold B
н	Н	\uparrow	\uparrow	х‡	Х	Input	Output	Store A in both registers
L	Х	H or L	\uparrow	Х	Х	Unspecified [‡]	Input	Hold A, store B
L	L	\uparrow	\uparrow	Х	х‡	Output	Input	Store B in both registers
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	н	Output	Input	Stored B data to A bus
Н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
Н	Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus

FUNCTION TABLE


⁺ The data-output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

[‡]Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.



SCAS319G - NOVEMBER 1993 - REVISED JUNE 1998








SCAS319G - NOVEMBER 1993 - REVISED JUNE 1998

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN74LVCH16652A **16-BIT BUS TRANSCEIVER AND REGISTER** WITH 3-STATE OUTPUTS SCAS319G – NOVEMBER 1993 – REVISED JUNE 1998

logic diagram (positive logic)





SCAS319G - NOVEMBER 1993 - REVISED JUNE 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I : (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, V _O (see Note 1)	
Voltage range applied to any output in the high or low state, V _O	
(see Notes 1 and 2)	\dots –0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	
Continuous current through V_{CC} or GND	
Package thermal impedance, θ_{JA} (see Note 3): DGG package	
DL package	
Storage temperature range, T _{stg}	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The value of V_{CC} is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT			
Vee	Supply voltage	Operating	1.65	3.6	V			
VCC	Supply voltage	Data retention only	1.5		v			
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$					
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V			
		V _{CC} = 2.7 V to 3.6 V	2					
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$				
VIL	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7	V			
		V _{CC} = 2.7 V to 3.6 V		0.8				
VI	Input voltage	·	0	5.5	V			
	Output voltage	High or low state	0	V _{CC}	V			
VO		3 state	0	5.5	V			
	High-level output current	V _{CC} = 1.65 V		-4	mA			
		V _{CC} = 2.3 V		-8				
ЮН		V _{CC} = 2.7 V		-12				
		V _{CC} = 3 V		-24				
		V _{CC} = 1.65 V		4				
	Level and a device strength	V _{CC} = 2.3 V		8				
IOL	Low-level output current	V _{CC} = 2.7 V		12	mA			
		V _{CC} = 3 V		24				
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V				
T _A	Operating free-air temperature		-40	85	°C			

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCAS319G - NOVEMBER 1993 - REVISED JUNE 1998

PARAMETER		TES	T CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT		
		I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} -0.2					
		I _{OH} = -4 mA		1.65 V 1.2						
V _{OH}		I _{OH} =8 mA		2.3 V	1.7			V		
		10		2.7 V	2.2			V		
		I _{OH} = -12 mA		3 V	2.4					
		I _{OH} = -24 mA		3 V	2.2					
		I _{OL} = 100 μA		1.65 V to 3.6 V			0.2			
		I _{OL} = 4 mA		1.65 V			0.45			
VOL		I _{OL} = 8 mA		2.3 V			0.7	V		
		I _{OL} = 12 mA		2.7 V			0.4			
		I _{OL} = 24 mA		3 V			0.55			
lı	Control inputs	V _I = 0 to 5.5 V		3.6 V			±5	μΑ		
	A or B ports	VI = 0.58 V		1.65 V	‡					
		V _I = 1.07 V		V 60.1	‡					
		V _I = 0.7 V		2.3 V	45					
l(hold)		V _I = 1.7 V		2.3 V	-45			μA		
		V _I = 0.8 V		3 V	75					
		V _I = 2 V			-75					
		$V_{I} = 0 \text{ to } 3.6 \text{ V}$		36 V			±500			
loff		$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$		0			±10	μΑ		
loz¶		V _O = 0 to 5.5 V		3.6 V			±10	μA		
ICC		$V_{I} = V_{CC} \text{ or } GND$		0.01/			20			
		$3.6 \text{ V} \leq \text{V}_{I} \leq 5.5 \text{ V}^{\#}$	I ^O = 0	3.6 V			20	μA		
∆ICC		One input at $V_{CC} = 0$. Other inputs at V_{CC} or GND	.6 V,	2.7 V to 3.6 V			500	μA		
Ci	Control inputs	$V_{I} = V_{CC} \text{ or } GND$		3.3 V		5		pF		
Cio	A or B ports	$V_{O} = V_{CC} \text{ or } GND$		3.3 V		8		pF		

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡]This information was not available at the time of publication.

§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

¶ For I/O ports, the parameter I_{OZ} includes the input leakage current, but not $I_{I(hold)}$.

[#] This applies in the disabled state only.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 4)

		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		‡		‡		150		150	MHz
tw	Pulse duration, CLK high or low	‡		‡		3.3		3.3		ns
t _{su}	Setup time, A or B before CLKAB \uparrow or CLKBA \uparrow	‡		‡		3.4		3		ns
th	Hold time, A or B after CLKAB \uparrow or CLKBA \uparrow	‡		‡		0		0.2		ns

[‡] This information was not available at the time of publication.

SCAS319G - NOVEMBER 1993 - REVISED JUNE 1998

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 4)

PARAMETER	FROM TO (INPUT) (OUTPUT)		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		(001-01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fmax			†		†		150		150		MHz
	A or B	B or A	†	†	†	†		6.4	1.4	6.3	
^t pd	CLKAB or CLKBA	A or B	†	†	†	†		7.3	2.4	6.4	ns
	SAB or SBA	B or A	†	†	†	†		8.8	1.9	7.4	
t _{en}	OE or OE	A or B	†	†	†	†		6.6	1.6	6.3	ns
^t dis	OE or OE	A or B	†	†	†	†		6.6	1.2	6.2	ns

[†] This information was not available at the time of publication.

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V _{CC} = 1.8 V ± 0.15 V	$\begin{array}{c} \text{V}_{\text{CC}} = 2.5 \text{ V} \\ \pm 0.2 \text{ V} \end{array}$	$\begin{array}{c} \text{V}_{\text{CC}} = 3.3 \text{ V} \\ \pm 0.3 \text{ V} \end{array}$	UNIT
			CONDITIONS	TYP	TYP	TYP	
Card	Power dissipation capacitance	Outputs enabled	f = 10 MHz	†	†	55	pF
C _{pd} per transceiver	per transceiver	Outputs disabled		†	†	12	рг

[†] This information was not available at the time of publication.



SN74LVCH16652A 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS SCAS319G – NOVEMBER 1993 – REVISED JUNE 1998


PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 V \pm 0.15 V$ $\odot 2 \times V_{CC}$ **S1** O Open $\mathbf{1k} \, \Omega$ From Output TEST **S1** O GND **Under Test** Open ^tpd CL = 30 pF $2 \times V_{CC}$ tPLZ/tPZL $\mathbf{1k}\,\Omega$ (see Note A) tPHZ/tPZH Open LOAD CIRCUIT tw Vcc Vcc Input VCC/2 V_{CC}/2 Timing V_{CC}/2 0 V Input 0 V **VOLTAGE WAVEFORMS** PULSE DURATION t_{su} th VCC Output Data Vcc V_{CC}/2 V_{CC}/2 Control Input V_{CC}/2 V_{CC}/2 (low-level 0 V 0 V enabling) **VOLTAGE WAVEFORMS** SETUP AND HOLD TIMES - tPLZ tp7I Output VCC Vcc Waveform 1 V_{CC}/2 V_{CC}/2 S1 at 2 \times V_{CC} Input V_{CC}/2 V_{OL} + 0.15 V (see Note B) 0 V Vol ^tPZH · tPHZ ^tPHL **t**PLH Output – Vон VOH Waveform 2 V_{OH} – 0.15 V CC/2 Output V_{CC}/2 V_{CC}/2 S1 at Open 0 V VOL (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES**

- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - D. The outputs are measured one at a time with one that
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



SCAS319G - NOVEMBER 1993 - REVISED JUNE 1998




- NOTES: A. C₁ includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - D. The outputs are measured one at a time with one transition per meas
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



SCAS319G - NOVEMBER 1993 - REVISED JUNE 1998



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. tpLH and tpHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated