

SN54ALS651 THRU SN54ALS654, SN54AS651, SN54AS652 SN74ALS651 THRU SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS

D2661, DECEMBER 1983 - REVISED NOVEMBER 1985

- Bus Transceivers/Registers
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True and Inverting Data Paths
- Choice of 3-State or Open-Collector Outputs to A Bus
- Included Among the Package Options Are Compact 24-Pin 300-mil-Wide DIPs and Both 28-Pin Plastic and Ceramic Chip Carriers
- Dependable Texas Instruments Quality and Reliability

DEVICE	A OUTPUT	B OUTPUT	LOGIC
'ALS651, 'AS651	3 State	3 State	Inverting
'ALS652, 'AS652	3 State	3 State	True
'ALS653	Open Collector	3 State	Inverting
'ALS654	Open Collector	3 State	True

description


These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Enable GAB and $\bar{G}BA$ are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether real-time or stored data is transferred. The circuitry used for select control will eliminate the typical decoding glitch which occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data, and a high selects stored data. The following examples demonstrate the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.

Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CAB or CBA) regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and $\bar{G}BA$. In this configuration each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.


The -1 versions of the SN74ALS651 through SN74ALS654 are identical to the standard versions except that the recommended maximum I_{OL} is increased to 48 milliamperes. There are no -1 versions of the SN54ALS651 through SN54ALS654.

The SN54' family is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74' family is characterized for operation from 0°C to 70°C .

SN54ALS', SN54AS' . . . JT PACKAGE
SN74ALS', SN74AS' . . . DW OR NT PACKAGE
(TOP VIEW)




SN54ALS', SN54AS' . . . FK PACKAGE
SN74ALS', SN74AS' . . . FN PACKAGE
(TOP VIEW)



NC No internal connection


2
LSI Devices

**SN54ALS651 THRU SN54ALS654, SN54AS651, SN54AS652
SN74ALS651 THRU SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS**




GAB	$\overline{\text{GBA}}$	CAB	CBA	SAB	SBA
L	L	X	X	X	L

REAL-TIME TRANSFER
BUS B TO BUS A




GAB	$\overline{\text{GBA}}$	CAB	CBA	SAB	SBA
H	H	X	X	L	X

REAL-TIME TRANSFER
BUS A TO BUS B



GAB	$\overline{\text{GBA}}$	CAB	CBA	SAB	SBA
X	H	↑	X	X	X
L	X	X	↑	X	X
L	H	↑	↑	X	X

STORAGE FROM
A AND/OR B



GAB	$\overline{\text{GBA}}$	CAB	CBA	SAB	SBA
H	L	HorL	HorL	H	H

TRANSFER
STORED DATA
TO A AND/OR B

2

LSI Devices

**SN54ALS651 THRU SN54ALS654, SN54AS651, SN54AS652
SN74ALS651 THRU SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS**

FUNCTION TABLE



INPUTS						DATA I/O		OPERATION OR FUNCTION	
GAB	G̅BA	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	'ALS651, 'ALS653 'AS651	'ALS652, 'ALS654 'AS652
L	H	H or L	H or L	X	X	Input	Input	Isolation	Isolation
L	H	.	.	X	X	Input	Input	Store A and B Data	Store A and B Data
X	H	.	H or L	X	X	Input	Unspecified [†]	Store A, Hold B	Store A, Hold B
H	H	.	.	X [‡]	X	Input	Output	Store A in both registers	Store A in both registers
L	X	H or L	.	X	X	Unspecified [†]	Input	Hold A, Store B	Hold A, Store B
L	L	.	.	X	X [‡]	Output	Input	Store B in both registers	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-Time B̅ Data to A Bus	Real-Time B Data to A Bus
L	L	X	H or L	X	H	Output	Input	Stored B̅ Data to A Bus	Stored B Data to A Bus
H	H	X	X	L	X	Input	Output	Real-Time A̅ Data to B Bus	Real-Time A Data to B Bus
H	H	H or L	X	H	X	Input	Output	Stored A̅ Data to B Bus	Stored A Data to B Bus
H	L	H or L	H or L	H	H	Output	Output	Stored A̅ Data to B Bus and Stored B̅ Data to A Bus	Stored A Data to B Bus and Stored B Data to A Bus

[†]The data output functions may be enabled or disabled by various signals at the GAB or G̅BA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

[‡]Select control = L: clocks can occur simultaneously.

Select control = H: clocks must be staggered in order to load both registers.

logic diagrams (positive logic)



Pin numbers shown are for DW, JT, and NT packages.





2

LSI Devices

**SN54ALS651 THRU SN54ALS654, SN54AS651, SN54AS652
SN74ALS651 THRU SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS**

logic symbols†

2
LSI Devices



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for DW, JT, and NT packages.

SN54ALS651, SN54ALS652, SN74ALS651, SN74ALS652

OCTAL BUS TRANSCEIVERS AND REGISTERS

*ALS651 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX			UNIT	
			*ALS651			SN54ALS651		SN74ALS651		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
f _{max}			50			35		40		MHz
t _{PLH}	CBA or CAB	A or B	20			10		38		ns
t _{PHL}			11			5		21		
t _{PLH}	A or B	B or A	9			4		20		ns
t _{PHL}			5			2		12		
t _{PLH}	SBA or SAB [†] (with A or B high)	A or B	24			13		45		ns
t _{PHL}			13			7		25		
t _{PLH}	SBA or SAB [†] (with A or B low)	A or B	15			8		30		ns
t _{PHL}			13			7		25		
t _{PZH}	G _{BA}	A	12			5		22		ns
t _{PZL}			11			5		21		
t _{PHZ}	G _{BA}	A	4			2		10		ns
t _{PLZ}			7			3		16		
t _{PZH}	GAB	B	14			7		25		ns
t _{PZL}			13			7		25		
t _{PHZ}	GAB	B	5			2		14		ns
t _{PLZ}			7			2		20		

*ALS652 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX			UNIT	
			*ALS652			SN54ALS652		SN74ALS652		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
f _{max}			50			35		40		MHz
t _{PLH}	CBA or CAB	A or B	20			10		35		ns
t _{PHL}			11			5		20		
t _{PLH}	A or B	B or A	11			5		20		ns
t _{PHL}			8			3		15		
t _{PLH}	SBA or SAB [†] (with A or B high)	A or B	24			15		40		ns
t _{PHL}			13			6		23		
t _{PLH}	SBA or SAB [†] (with A or B low)	A or B	17			8		30		ns
t _{PHL}			13			5		24		
t _{PZH}	G _{BA}	A	10			3		20		ns
t _{PZL}			10			5		22		
t _{PHZ}	G _{BA}	A	6			1		12		ns
t _{PLZ}			10			2		20		
t _{PZH}	GAB	B	15			8		25		ns
t _{PZL}			12			6		21		
t _{PHZ}	GAB	B	6			1		12		ns
t _{PLZ}			10			2		21		

[†] These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage: All inputs and A I/O ports	7 V
B I/O ports	5.5 V
Operating free-air temperature range: SN54ALS653, SN54ALS654	- 55 °C to 125 °C
SN74ALS653, SN74ALS654	0 °C to 70 °C
Storage temperature range	- 65 °C to 150 °C

recommended operating conditions

		SN54ALS653 SN54ALS654			SN74ALS653 SN74ALS654			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage	0.8			0.8			V
V_{OH}	High-level output voltage	A ports		5.5		5.5		V
I_{OH}	High-level output current	B ports		- 12		- 15		mA
I_{OL}	Low-level output current			12		24		mA
						48 [†]		
f_{clock}	Clock frequency							MHz
t_w	Pulse duration	CBA or CAB high						ns
		CBA or CAB low						
t_{su}	Setup time before CAB [†] or CBA [†]	A or B						ns
t_h	Hold time after CAB [†] or CBA [†]	A or B						ns
T_A	Operating free-air temperature	- 55		125		0		70 °C

[†] The extended condition applies if V_{CC} is maintained between 4.75 V and 5.25 V. The 48-mA limit applies for the SN74ALS653 - 1 and SN74ALS654 - 1 only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS653 SN54ALS654			SN74ALS653 SN74ALS654			UNIT
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.5			-1.5	V
V _{OH}	B ports	V _{CC} = 4.5 V to 5.5 V, I _{OH} = -0.4 mA	V _{CC} -2		V _{CC} -2			V
		V _{CC} = 4.5 V, I _{OH} = -3 mA	2.4	3.2	2.4	3.2		
		V _{CC} = 4.5 V, I _{OH} = -12 mA	2					
		V _{CC} = 4.5 V, I _{OH} = -15 mA			2			
I _{OH}	A ports	V _{CC} = 4.5 V, V _{OH} = 5.5 V		0.1		0.1	mA	
V _{OL}	A ports	V _{CC} = 4.5 V, I _{OL} = 12 mA	0.25	0.4	0.25	0.4	V	
		V _{CC} = 4.75 V, I _{OL} = 24 mA (I _{OL} = 48 mA for -1 versions)			0.35	0.5		
I _I	Control inputs	V _{CC} = 5.5 V, V _I = 7 V		0.1		0.1	mA	
	A or B ports	V _{CC} = 5.5 V, V _I = 5.5 V		0.1		0.1		
I _{IH}	Control inputs	V _{CC} = 5.5 V, V _I = 2.7 V	20		20		μA	
	A or B ports [‡]		20		20			
I _{IL}	Control inputs	V _{CC} = 5.5 V, V _I = 0.4 V	-0.1		-0.1		mA	
	A or B ports [‡]		-0.2		-0.2			
I _O [§]	B ports	V _{CC} = 5.5 V, V _O = 2.25 V	-30	-112	-30	-112	mA	
I _{CC}	'ALS653	V _{CC} = 5.5 V	Outputs high	52		52	mA	
			Outputs low	57		57		
			Outputs disabled	58		58		
			Outputs high	60		60		
			Outputs low	68		68		
			Outputs disabled	68		68		
'ALS654	V _{CC} = 5.5 V	Outputs high	52		52	mA		
		Outputs low	57		57			
		Outputs disabled	58		58			
		Outputs high	60		60			
		Outputs low	68		68			
		Outputs disabled	68		68			

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡] For I/P ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

2

LSI Devices

'ALS653 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 680 Ω, (A outputs) R ₁ = R ₂ = 500 Ω, (B outputs) T _A = MIN to MAX						UNIT
			SN54ALS653			SN74ALS653			
			MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
f _{max}									MHz
t _{PLH}	CBA	A	24			24			ns
t _{PHL}			15			15			
t _{PLH}	CAB	B	11			11			ns
t _{PHL}			13			13			
t _{PLH}	A	B	10			10			ns
t _{PHL}			12			12			
t _{PLH}	B	A	24			24			ns
t _{PHL}			10			10			
t _{PLH}	SBA [‡] (with B high)	A	26			26			ns
t _{PHL}			15			15			
t _{PLH}	SBA [‡] (with B low)	A	26			26			ns
t _{PHL}			15			15			
t _{PLH}	SAB [‡] (with A high)	B	16			16			ns
t _{PHL}			16			16			
t _{PLH}	SAB [‡] (with A low)	B	15			15			ns
t _{PHL}			15			15			
t _{PLH}	GBA	A	24			24			ns
t _{PHL}			17			17			
t _{PZH}	GAB	B	19			19			ns
t _{PZL}			22			22			
t _{PHZ}	GAB	B	12			12			ns
t _{P LZ}			14			14			

[†]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡]These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

Additional information on these products can be obtained from the factory as it becomes available.

2
LSI Devices

'ALS654 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 680 Ω, (A outputs) R ₁ = R ₂ = 500 Ω, (B outputs) T _A = MIN to MAX						UNIT
			SN54ALS654			SN74ALS654			
			MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
f _{max}									MHz
t _{PLH}	CBA	A	24			24			ns
t _{PHL}			15			15			
t _{PLH}	CAB	B	11			11			ns
t _{PHL}			13			13			
t _{PLH}	A	B	8			8			ns
t _{PHL}			8			8			
t _{PLH}	B	A	24			24			ns
t _{PHL}			10			10			
t _{PLH}	SBA [‡] (with B high)	A	26			26			ns
t _{PHL}			15			15			
t _{PLH}	SBA [‡] (with B low)	A	26			26			ns
t _{PHL}			15			15			
t _{PLH}	SBA [‡] (with A high)	B	16			16			ns
t _{PHL}			16			16			
t _{PLH}	SAB [‡] (with A low)	B	15			15			ns
t _{PHL}			12			12			
t _{PLH}	GBA	A	24			24			ns
t _{PHL}			17			17			
t _{PZH}	GAB	B	19			19			ns
t _{PZL}			22			22			
t _{PHZ}	GAB	B	12			12			ns
t _{PLZ}			14			14			

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡] These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

Additional information on these products can be obtained from the factory as it becomes available.

2
LSI Devices

SN54AS651, SN54AS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS

'AS651 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX				UNIT
			SN54AS651		SN74AS651		
			MIN	MAX	MIN	MAX	
f _{max}			75		90		MHz
t _{PLH}	CBA or CAB	A or B	2	9.5	2	8.5	ns
t _{PHL}			2	10	2	9	
t _{PLH}	A or B	B or A	2	9	2	8	ns
t _{PHL}			1	8	1	7	
t _{PLH}	SBA or SAB [†]	A or B	2	12	2	11	ns
t _{PHL}			2	10	2	9	
t _{PZH}	\bar{G} BA	A	2	11	2	10	ns
t _{PZL}			3	18	3	16	
t _{PHZ}	\bar{G} BA	A	2	10	2	9	ns
t _{PLZ}			2	10	2	9	
t _{PZH}	GAB	B	3	12	3	11	ns
t _{PZL}			3	20	3	16	
t _{PHZ}	GAB	B	2	11	2	10	ns
t _{PLZ}			2	12	2	11	

'AS652 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX				UNIT
			SN54AS652		SN74AS652		
			MIN	MAX	MIN	MAX	
f _{max}			75		90		MHz
t _{PLH}	CBA or CAB	A or B	2	9.5	2	8.5	ns
t _{PHL}			2	10	2	9	
t _{PLH}	A or B	B or A	2	11	2	9	ns
t _{PHL}			1	8	1	7	
t _{PLH}	SBA or SAB [†]	A or B	2	12	2	11	ns
t _{PHL}			2	10	2	9	
t _{PZH}	\bar{G} BA	A	2	11	2	10	ns
t _{PZL}			3	18	3	16	
t _{PHZ}	\bar{G} BA	A	2	10	2	9	ns
t _{PLZ}			2	10	2	9	
t _{PZH}	GAB	B	3	12	3	11	ns
t _{PZL}			3	20	3	16	
t _{PHZ}	GAB	B	2	11	2	10	ns
t _{PLZ}			2	12	2	11	

[†] These parameters are measured with the internal output state of the storage register opposite to that of the bus input.
 NOTE 1: Load circuit and voltage waveforms are shown in Section 1.