
SCBS182E - FEBRUARY 1997 - REVISED MAY 1997


- State-of-the-Art *EPIC*-II*B*<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Impedance State During Power Up and Power Down
- High-Drive Outputs (–32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (N) and Ceramic (J) DIPs

### description


The 'ABT125 quadruple bus buffer gates feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable ( $\overline{OE}$ ) input is high.

When V<sub>CC</sub> is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.





SN54ABT125 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The SN54ABT125 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT125 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

FUNCTION TABLE (each buffer)

(each buller)								
INPUTS		OUTPUT						
OE	Α	Y						
L	Н	Н						
L	L	L						
н	Х	Z						



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SCBS182E - FEBRUARY 1997 - REVISED MAY 1997

## logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, PW, and W packages.

## logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, N, PW, and W packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage range, V <sub>CC</sub>		–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)		–0.5 V to 7 V
Voltage range applied to any output in the high	or power-off state, VO	
Current into any output in the low state, IO: SN	54ABT125	
SN	74ABT125	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		–18 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)		
Package thermal impedance, $\theta_{JA}$ (see Note 2):		
		158°C/W
	N package	
	PW package	170°C/W
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stressratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.



# SN54ABT125, SN74ABT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS SCBS182E – FEBRUARY 1997 – REVISED MAY 1997

## recommended operating conditions (see Note 3)

		SN54ABT125		SN74ABT125		UNIT
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	V
ЮН	High-level output current		-24		-32	mA
IOL	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate		10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate	200		200		μs/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCBS182E - FEBRUARY 1997 - REVISED MAY 1997

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<b>PARAMETER</b>		TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT125		SN74ABT125			
				MIN	түр†	MAX	MIN	MAX	MIN	MAX	UNIT	
		V <sub>CC</sub> = 4.5 V,	lı = -18 mA			-1.2		-1.2		-1.2	V	
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -3 mA	2.5			2.5		2.5			
Vari		V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA	3			3		3		v	
VOH	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				v		
		VCC = 4.3 V	I <sub>OH</sub> = -32 mA	2*					2			
VOL			I <sub>OL</sub> = 48 mA			0.55		0.55			v	
VOL		$V_{CC} = 4.5 V$	I <sub>OL</sub> = 64 mA			0.55*				0.55		
V <sub>hys</sub>					100						mV	
lj		$V_{CC} = 0$ to 5.5 V,	$V_I = V_{CC}$ or GND			±1		±1		±1	μΑ	
IOZPU <sup>‡</sup>		$V_{CC}$ = 0 to 2.1 V, $V_O$ = 0.5 V to 2.7 V, $\overline{OE}$ = X				±50		±50		±50	μA	
IOZPD <sup>‡</sup>		$V_{CC}$ = 2.1 V to 0, $V_{O}$ = 0.5 V to 2.7 V, $\overline{OE}$ = X				±50		±50		±50	μA	
IOZH		$V_{CC} = 2.1 V \text{ to } 5.5 V,$	$V_{O} = 2.7 \text{ V}, \overline{OE} \ge 2 \text{ V}$			10		10		10	μA	
I <sub>OZL</sub>		$V_{CC} = 2.1 V \text{ to } 5.5 V,$	$V_{O} = 0.5 \text{ V}, \overline{OE} \ge 2 \text{ V}$			-10		-10		-10	μA	
l <sub>off</sub>		$V_{CC} = 0,$	VI or VO $\leq$ 4.5 V			±100				±100	μA	
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μΑ	
۱ <sub>0</sub> §		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	–200¶	-50	-200¶	-50	-200¶	mA	
		V <sub>CC</sub> = 5.5 V,	Outputs high		1	250		250		250	μA	
ICC		$I_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$	Outputs low		24	30		30		30	mA	
	-		Outputs disabled		0.5	250		250		250	μΑ	
∆ICC <sup>#</sup>	Data inputs	,	Outputs enabled			1.5		1.5		1.5	mA	
			Outputs disabled			0.05		0.05		0.05		
	Control inputs	$V_{CC}$ = 5.5 V, One input at 3.4 V, Other inputs at $V_{CC}$ or GND				1.5		1.5		1.5		
C <sub>i</sub> V <sub>I</sub> = 2.5 V or 0.5 V			3						pF			
Co		V <sub>O</sub> = 2.5 V or 0.5 V		7			pF					

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V. <sup>‡</sup> This parameter is characterized, but not production tested.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This limit may vary among suppliers.

<sup>#</sup>This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



SCBS182E - FEBRUARY 1997 - REVISED MAY 1997


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO (INPUT) (OUTPUT)	-	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT125		SN74ABT125		UNIT
		MIN	TYP	MAX	MIN	MAX	MIN	MAX		
<sup>t</sup> PLH <sup>†</sup>	A	Y	1	3.2	4.6	1	6	1	4.9	ns
<sup>t</sup> PHL <sup>†</sup>			1	2.5	4.6	1	6.2	1	4.9	
<sup>t</sup> PZH <sup>†</sup>	OE	Y	1	3.6	5	1	6	1	5.9	20
t <sub>PZL</sub> †			1	2.5	6.2	1	7.5	1	6.8	ns
<sup>t</sup> PHZ	OE		1	3.8	5.4	1	6.3	1	6.2	
<sup>t</sup> PLZ <sup>†</sup>		ſ	1	3.3	5.3	1	6.5	1	6.2	ns

<sup>†</sup> This limit may vary among suppliers.



SCBS182E - FEBRUARY 1997 - REVISED MAY 1997



## PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns. t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated