

54/74126 010549
54LS/74LS126 010550
QUAD BUS BUFFER GATE
 (With 3-State Outputs)


ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0\text{ V} \pm 5\%$, $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	$V_{CC} = +5.0\text{ V} \pm 10\%$, $T_A = -55^\circ\text{C to } +125^\circ\text{C}$	
Plastic DIP (P)	A	74126PC, 74LS126PC		9A
Ceramic DIP (D)	A	74126DC, 74LS126DC	54126DM, 54LS126DM	6A
Flatpak (F)	A	74126FC, 74LS126FC	54126FM, 54LS126FM	3I

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PINS	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
Inputs	1.0/1.0	0.5/0.25
Outputs	130/10 (50)	65/15 (25)/(7.5)

CONNECTION DIAGRAM
PINOUT A



TRUTH TABLE

INPUTS		OUTPUT
E	D	
H	L	L
H	H	H
L	X	Z

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial
 Z = High Impedance

DC AND AC CHARACTERISTICS: See Section 3*

SYMBOL	PARAMETER	54/74		54/74LS		UNITS	CONDITIONS
		Min	Max	Min	Max		
V _{OH}	Output HIGH Voltage	XM	2.4			V	V _{CC} = Min, V _{IN} = V _{IH} or V _{IL}
		XC	2.4				
		XM		2.4			
		XC		2.4			
I _{OS}	Output Short Circuit Current	XM	-30 -70	-30 -130		mA	V _{CC} = Max
		XC	-28 -70	-30 -130			
I _{CC}	Power Supply Current			24		mA	V _{CC} = Max V _{IN} = Gnd
			62	20			
t _{PLH} t _{PHL}	Propagation Delay Data to Output		13 18	15 18	ns	Figs. 3-3, 3-5	
t _{pZH} t _{pZL}	Output Enable Time		18 25	20 30	ns	Figs. 3-3, 3-11, 3-12	
t _{PLZ} t _{PHZ}	Output Disable Time		16 18	30 30	ns	Figs. 3-3, 3-11, 3-12	

*DC limits apply over operating temperature range; AC limits apply at T_A = +25°C and V_{CC} = +5.0 V.