National Semiconductor is now part of

Texas Instruments.

Search <u>http://www.ti.com/</u> for the latest technical

information and details on our current products and services.



August 4, 2011



LM49450

Boomer[®] Audio Power Amplifier Series

I²S Input, 2.5W/Channel, Low EMI, Stereo, Class D Audio Sub-System with Ground Referenced Headphone Amplifier, 3D Enhancement, and Headphone Sense

General Description

The LM49450 is a fully integrated audio subsystem designed for portable media player applications. The LM49450 combines a 24-bit I2S digital-to-analog converter (DAC), 2.5W/ channel stereo Class D speaker drivers, 36mW stereo ground referenced headphone drivers, volume control, and National's unique 3D sound enhancement into a single device.

The filterless Class D amplifiers deliver 1.25W/channel into an 8 Ω load with <1% THD+N with a 5V supply. The LM49450 offers two logic selectable modulation schemes, fixed frequency mode, and an EMI reducing spread spectrum mode. The 36mW/channel headphone drivers feature National's ground referenced architecture that creates a ground-referenced output from a single supply, eliminating the need for bulkv and expensive DC-blocking capacitors, saving space and minimizing system cost. A headphone sense input (HPS) automatically detects the presence of a headphone, and configures the device accordingly.

The LM49450 stereo, 24-bit DAC supports a wide range of sample rates (including 192kHz, 96kHz, 48kHz, and 44.1kHz). The digital audio signal path features better than 100dB SNR, and low 0.05% THD+N when measured at the headphone outputs. The flexible 3-wire I²S interface supports left or right justified audio data.

The LM49450 features separate 32-step volume control for the headphones and speaker outputs. 3D enhancement. mode selection, shutdown control, and volume are controlled through an I²C compatible interface.

Output short circuit and thermal overload protection prevent the device from being damaged during fault conditions. Superior click and pop suppression eliminates audible transients on power-up/down and during shutdown. The LM49450 is available in a space saving 32-pin LLP package.

Key Specifications

 SNR at Headphone Output 	102dBA (typ)
 Speaker Amplifier Efficiency at 3.6V, 650mW/channel into 8Ω 	87% (typ)
 Speaker Amplifier Efficiency at 5V, 1.1W/channel into 8Ω 	80% (typ)
 Quiescent Power Supply Current Line Inputs: 	
Speaker Mode at $LSV_{DD} = 3.6V$	7.5mA (typ)
Headphone Mode at $HPV_{DD} = 2.5V$	5.3mA (typ)

	Output	Power/Channel
--	--------	---------------

Speaker at LSV _{DD} = 5V:	
$R_L = 4\Omega$, THD+N $\leq 10\%$	2.5W (typ)

R _L = 8Ω, THD+N ≤ 1%	1.25W (typ)
---------------------------------	-------------

Headphone at $HPV_{DD} = 2.5V$:

R_L = 16Ω, THD+N ≤ 1%	34mW (typ)
R ₁ = 32Ω, THD+N ≤ 1%	36mW (typ)

- PSRR at 1kHz 67dB (typ) Speaker Mode 77dB (typ) Headphone Mode
- 0.02µA (typ) Shutdown current

Features

- 24-Bit Stereo DAC
- Stereo Filterless Class D Operation
- Selectable spread spectrum mode reduces EMI
- -Ground Referenced Headphone Amplifiers with 100dB SNR
- I²S Compatible Audio Interface
- Audio Sample Rates up to 192kHz
- National's 3D Enhancement -
- 32-step Digital Volume Control
- I²C Compatible Control Interface
- Headphone Sense Input
- Stereo Analog Line Inputs
- . **Output Short Circuit Protection**
- -**Thermal Overload Protection**
- Minimum external components
- Click and Pop suppression
- Micro-power shutdown
- Available in space-saving 32 pin LLP package

Applications

- Portable Media Players
- Portable Navigation Devices
- **Multi-Media Monitors**
- Laptops
- Portable Gaming Devices
- Mobile Handsets

$R_L = 16\Omega$, THD+N $\leq 1\%$	34mW (typ
R ₁ = 32Ω, THD+N ≤ 1%	36mW (typ



Typical Application



Connection Diagrams



LM49450

Top View Order Number LM49450SQ See NS Package Number SQA32A

> SQ Marking 5mm x 5mm x 0.8mm



Top View NS - NS Logo U - Wafer Fab Code Z - Assembly Plant XY - 2 Digit Date Code TT - Lot Traceability L49450 - LM49450SQ

Absolute Maximum Ratings (Note 1, Note

<u>2</u>)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (Note 1)	6.0V
Storage Temperature	-65°C to +150°C
Input Voltage	–0.3V to V _{DD} +0.3V
Power Dissipation (Note 3)	Internally Limited
ESD Susceptibility(Note 4)	2000V
ESD Susceptibility (Note 5)	200V
Junction Temperature (T _{JMAX})	150°C
Thermal Resistance	

θ_{JC}	2.4°C/W
θ_{JA}	28.4°C/W

Operating Ratings (Note 1, Note 2)

Temperature Range

$T_{MIN} \le T_A \le T_{MAX}$	$-40^{\circ}C \le T_A \le +85^{\circ}C$
Supply Voltage (V _{DD} , LSV _{DD})	$2.7V \le V_{DD} \le 5.5V$
Headphone Supply Voltage (CPV _{DD} , HPV _{DD})	$1.8V \le V_{DD} \le 2.7V$
Digital Core Supply Voltage (DV _{DD})	$2.7V \le DV_{DD} \le 4.5V$
Digital IO Supply Voltage (IOV _{DD})	$1.8V \le IOV_{DD} \le 4.5V$

Electrical Characteristics $V_{DD} = LSV_{DD} = 3.6V$, $HPV_{DD} = CPV_{DD} = 2.5V$ (*Note 2*, *Note 8*) The following specifications apply for Headphone: $A_V = 0dB$, $R_{L(LS)} = 8\Omega$, $R_{L(HP)} = 32\Omega$, f = 1kHz, $C_1 = C_2 = 2.2\mu$ F, unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

Parameter Core Supply Current	Conditions $DV_{DD} = 2.7V, f_{S} = 48kHz,$	Typical (<i>Note 6</i>)	Limit	– Units – (Limits)
Core Supply Current	$DV_{DD} = 2.7V$, $f_S = 48$ kHz,	(<i>Note 6</i>)	(Note 7)	- (LIIIIIS)
Core Supply Current	$DV_{DD} = 2.7V, f_{S} = 48kHz,$		(/	
		9	11.2	mA (max)
wn Supply Current	Digital Current Analog Current	0.03 0.02	1	μΑ (max) μΑ (max)
(Headphone Amplifiers	Disabled, HPS = 0)		•	<u> </u>
Supply Current	f _S = 48kHz, DAC Active, No Load Line Inputs Active, No Load	9.8 7	13 10	mA (max) mA (max)
Offset Voltage	DAC Active Line Inputs Active	8 8	45	mV (max) mV (max)
Power	$R_{L} = 4\Omega, f = 1 \text{ kHz}$ THD+N = 1% THD+N = 10%	1 1.2		WW
	$R_{L} = 8\Omega, f = 1 \text{kHz}$ THD+N = 1% THD+N = 10%	625 725	525	mW (min) W
	$P_0 = 300$ mW, f = 1kHz, $R_L = 8\Omega$			
armonic Distortion	DAC Active	0.06		%
	Line Inputs Active	0.07		%
$V_{\text{RIPPLE}} = 200 \text{mV}_{\text{P-P}}, f = 1 \text{kHz}$				
Power Supply Rejection Ratio	DAC Active, Internal Reference	59	45	dB (min)
	DAC Active, External Reference	62		dB
	Line Inputs Active	67		dB
су	$P_O = 650, f = 1 kHz$ $R_L = 8\Omega$	87		%
	$P_{\Omega} = 500 \text{mW}, \text{ f} = 1 \text{ kHz}, \text{ R}_{\text{I}} = 8 \Omega$		•	•
Que - et alla	DAC Active, Line Inputs Active	81 77		dB dB
uix	$P_0 = 500 \text{mW}, \text{ f} = 10 \text{kHz}, \text{ R}_L = 8\Omega$			
	DAC Active, Line Inputs Active	60 60		dB dB
	wn Supply Current (Headphone Amplifiers) Supply Current Offset Voltage Power armonic Distortion Supply Rejection Ratio cy ulk	wn Supply CurrentDigital Gurent Analog Currenti (Headphone Amplifiers Disabled, HPS = 0)Supply Current $f_s = 48 \text{kHz}$, DAC Active, No Load Line Inputs Active, No LoadOffset VoltageDAC Active Line Inputs ActivePower $R_L = 4\Omega$, $f = 1 \text{kHz}$ THD+N = 1% THD+N = 10%Power $R_L = 8\Omega$, $f = 1 \text{kHz}$ THD+N = 10%armonic DistortionDAC Active Line Inputs ActiveSupply Rejection Ratio $P_O = 300 \text{mW}$, $f = 1 \text{kHz}$ DAC Active, Internal Reference Line Inputs ActiveSupply Rejection Ratio $P_O = 650$, $f = 1 \text{kHz}$ DAC Active, External Reference Line Inputs Activecy $P_O = 500 \text{mW}$, $f = 1 \text{kHz}$, $R_L = 8\Omega$ DAC Active, External Reference Line Inputs Activenumber of the second sec	Wn Supply CurrentDigital content0.002Analog Current0.02i (Headphone Amplifiers Disabled, HPS = 0)Supply Current $f_S = 48kHz$, DAC Active, No LoadOffset VoltageDAC ActiveDac Active8Line Inputs Active8Power $R_L = 4\Omega, f = 1kHz$ THD+N = 1%1THD+N = 1%1.2R_L = 8\Omega, f = 1kHz1THD+N = 1%625THD+N = 1%625THD+N = 1%725Po = 300mW, f = 1kHz, R_L = 8\OmegaDAC Active, Internal Reference0.06Line Inputs Active0.07VVRIPPLE = 200mV_{P.P.}, f = 1kHzDAC Active, Internal Reference59DAC Active, Internal Reference62Line Inputs Active67Po = 650, f = 1kHz87R_L = 8Ω87R_L = 8Ω87And the Inputs Active, R_L = 8Ω10AC Active, R_L = 8ΩDAC Active, Internal Reference62Line Inputs Active77Po = 500mW, f = 1kHz, R_L = 8Ω10AC Active, R_L = 8ΩDAC Active, R_L = 8Ω10AC	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

	Parameter	Conditions	LM49450		
Symbol			Typical	Limit	Units – (Limits)
			(Note 6)	(Note 7)	
		$P_0 = 500 \text{mW}, \text{ f} = 1 \text{kHz}, \text{ A-weighted}$		•	•
<u></u>		DAC Active, Internal Reference	89		dB
SNR	Signal to Noise Ratio	DAC Active, External Reference	92		dB
		Line Inputs Active	90		dB
		Maximum Gain Setting, Line Inputs	23.6	22.5	dB (min)
Α.,	Digitally Controlled Gain Level	Active	23.0	24.1	dB (max)
, v	Digitally Controlled Gain Level	Minimum Gain Setting, Line Inputs	-48	-49	dB (min)
		Active		-46	dB (max)
Mute	Mute Attenuation	Line Inputs Active	-91		dB
ΔA_{CH-CH}	Channel-to-Channel Gain		0.3		dB
	Matching	Input Referred A weighted			
		DAC Active Internal Reference	42.5	1	
ε _{OS}	Output Noise	DAC Active, Internal Reference	45.5		μν
		Line Insuite Active	45.4		μν
·		Line inputs Active	40		μν
t _{ON}	Turn-On Time		27		ms
t _{OFF}	Turn-Off Time		1		ms
HEADPHONE	AMPLIFIERS (Speaker Amplifiers	Disabled, HPS = 1)		1	-1
I _{DDHP}	Analog Supply Current	f _S = 48kHz, DAC active	7.2	8.25	mA (max)
			5.3	6.5	mA (max)
V _{os}	Output Offset Voltage	DAC active, $A_V = -6dB$	7	30	mV
		Ellie inputs Active, , $A_V = -6dB$	5		mv (max)
		$R_L = 16\Omega$, $f = 1$ KHZ		1	
		THD+N = 1%, Single Channel	66		mW
		THD+N = 1%, Two Channels in	34		mW
Po	Output Power				
		$R_L = 32\Omega, f = 1 \text{KHz}$		1	
		THD+N = 1%, Single Channel	49	42	mVV (min)
		THD+N = 1%, Two Channels in	36	27	mW (min)
		f = 1kHz DAC Active			
	Total Llarmania Distortian	P = 160 P = 5mW	0.05		0/
THD+N		$R_{L} = 1002, P_{O} = 51000$	0.05		/0
		$R_L = 32\Omega, P_O = 5mV$	0.03		%
		$V_{\text{RIPPLE}} = 200\text{mV}_{\text{P-P}}, f = 1\text{kHz}$		1	
PSRR	Power Supply Rejection Ratio	DAC Active, Internal Reference	71.2	56	dB (min)
		DAC Active, External Reference	71.3		dB
		Line Inputs Active	76.9		dB
		$P_0 = 5$ mW, f = 1kHz, R _L = 32 Ω		T	
		DAC Active,	82		dB
Xtalk	Crosstalk	Line Inputs Active	79		dB
		$P_0 = 5mW, f = 10kHz, R_L = 32\Omega$		1	
		DAC Active,	78		dB
		Line Inputs Active	76		dB
		$P_0 = 5mW$, t = 1kHz, A-weighted		1	
SNR	Signal to Noise Ratio	DAC Active, Internal Reference	99		dB
		DAC Active, External Reference	102		dB
		Line Inputs Active	98		dB

	Parameter	Conditions	L M49450		Т
Symbol			Typical	Limit	Units
			(Note 6)	(Note 7)	– (Limits)
		Maximum Gain Setting, Line Inputs Active	17.8	17.0 18.5	dB (min) dB (max)
Av	Digitally Controlled Gain Level	Minimum Gain Setting, Line Inputs Active	-53.8	-56 -52	dB (min) dB (max)
Mute	Mute Attenuation	Line Inputs Active	-102		dB
ΔA _{CH-CH}	Channel-to-Channel Gain Matching		0.3		dB
		Input Referred, A-weighted			
		DAC Active, Internal Reference	10		μV
ε _{OS}	Output Noise	DAC Active, External Reference	10		μV
		Line Inputs Active	10		μV
V _{OUT_FS}	Full-Scale Headphone Amplifier Output Voltage	R _L = No Load	942	850	mV _{RMS} (min)
t _{ON}	Turn-On Time		27		ms
t _{OFF}	Turn-Off Time		1		ms
HEADPHONE S	SENSE INPUT (HPS)				
V _{IH}	Input High Voltage		1		V
V _{IL}	Input Low Voltage		0.6		V
DIGITAL INTER	FACE				
V _{IH}	Input High Voltage			2.8	V (min)
V _{IL}	Input Low Voltage			0.8	V (max)
V _{OH}	Output High Voltage			2	V (min)
V _{OL}	Output Low Voltage			1	V (max)

Electrical Characteristics $V_{DD} = LSV_{DD} = 5.0V$ (*Note 2, Note 8*) The following specifications apply for Headphone: $A_V = 0dB$, $R_{L(LS)} = 8\Omega$, $R_{L(HP)} = 32\Omega$, f = 1kHz, unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

<u> </u>				11	
Symbol	Parameter	Conditions	Typical	Limit	
			(<i>Note 6</i>)	(Note 7)	
SPEAKER A	MPLIFIERS (Headphone Amplifiers	s Disabled, HPS = 0)			
	Appleg Supply Current	f _S = 48kHz, DAC Active	14	18	mA (max)
DDLS	Analog Supply Current	Line Inputs Active	10.4	16	mA (max)
V	Quitaut Offeet Veltage	DAC Voltage	15	50	mV (max)
VOS	Ouput Onset Voltage	AV = 0dB, Line Inputs Active	12	48	mV (max)
		$R_L = 4\Omega$, f = 1kHz			
P _{OUT}		THD+N = 1%	1.9		w
	Output Bower	THD+N = 10%	2.5		W
		$R_L = 8\Omega$, f = 1kHz			
		THD+N = 1%	1.25		mW (min)
		THD+N = 10%	1.54		W
		$P_0 = 635 \text{mW}, \text{ f} = 1 \text{ kHz}, \text{ R}_L = 8 \Omega$	-	•	
THD+N	Total Harmonic Distortion	DAC Active	0.06		%
		Line Inputs Active	0.04		%
		$V_{RIPPLE} = 200 m V_{P-P}, f = 1 k Hz$			•
	Dower Currely Dejection Datio	DAC Active, Internal Reference	60		dB
PSKK	Power Supply Rejection Ratio	DAC Active, External Reference	60		dB
		Line Inputs Active	70		dB

			LM4	9450						
Symbol	Parameter	Conditions	Typical	Limit	Units					
			(<i>Note 6</i>)	(Note 7)	(Linits)					
η	Efficiency	$P_{O} = TBDmW, f = 1kHz$ $R_{L} = 8\Omega$	80		%					
		$P_0 = 500 \text{mW}, \text{ f} = 1 \text{kHz}, \text{ R}_L = 8\Omega$								
Mar II.		DAC Active, Line Inputs Active	74 79		dB dB					
Xtalk	Crosstaik	$P_{O} = 500 \text{mW}, \text{ f} = 10 \text{kHz}, \text{ R}_{L} = 8\Omega$		•	•					
		DAC Active, Line Inputs Active	60 60		dB dB					
		$P_0 = 500 \text{mW}, \text{ f} = 1 \text{kHz}, \text{ A-weighted}$								
0.115	Circulto Naisa Datia	DAC Active, Internal Reference	88		dB					
SNR	Signal to Noise Ratio	DAC Active, External Reference	89		dB					
		Line Inputs Active	98		dB					
•	Disitally Controlled Coin Loyal	Maximum Gain Setting, Line Inputs Active	24.2	22.5 24.2	dB (min) dB (max)					
A _V	Digitally Controlled Gain Level	Minimum Gain Setting, Line Inputs Active	-48	-49 -46	dB (min) dB (max)					
Mute	Mute Attenuation	Line Inputs Active	-92		dB					
ΔA _{CH-CH}	Channel-to-Channel Gain Matching		0.3		dB					
		Input Referred, A-weighted			·					
_		DAC Active, Internal Reference	60		μV					
ε _{OS}		DAC Active, External Reference	85		μV					
		Line Inputs Active	40		μV					
t _{ON}	Turn-On Time		27		ms					
t _{OFF}	Turn-Off Time		1		ms					

Timing Characteristics (*Note 2, Note 8*) The following specifications apply for Headphone: $A_V = 0$ dB, $R_{L(LS)} = 8\Omega$, $R_{L(HP)} = 32\Omega$, f = 1kHz, unless otherwise specified. Limits apply for $T_A = 25$ °C.

		LIVI4	Unite		
Parameter	Conditions	Typical	Limit	Units (Limite)	
		(Note 6)	(Note 7)		
FACE TIMING					
MCLK Pulse Width Low			16	ns (min)	
MCLK Pulse Width High			16	ns (min)	
MCLK Period			32	ns (min)	
BCLK Rise Time			3	ns (max)	
BCLK Fall Time			3	ns (max)	
BCLK Duty Cycle		50		%	
LRC Propagation Delay from			10	ns (max)	
BCLK falling edge					
DATA Setup Time to BCLK Rising Edge			10	ns (min)	
DATA Hold Time from BCLK Rising Edge			10	ns (min)	
TERFACE TIMING			•		
SCLK Frequency			400	kHz (max)	
Hold Time (repeated START Condition)			0.6	µs (min)	
	Parameter FACE TIMING MCLK Pulse Width Low MCLK Pulse Width High MCLK Period MCLK Period BCLK Rise Time BCLK Fall Time BCLK Isse Time BCLK Fall Time BCLK All Time BCLK Fall Time BCLK Frequency Hold Time (repeated START Condition)	ParameterConditionsFACE TIMINGMCLK Pulse Width LowMCLK Pulse Width HighMCLK PeriodBCLK PeriodBCLK Rise TimeBCLK Fall TimeBCLK Fall TimeBCLK Duty CycleLRC Propagation Delay from BCLK falling edgeDATA Setup Time to BCLK Rising EdgeDATA Hold Time from BCLK Rising EdgeTERFACE TIMINGSCLK FrequencyHold Time (repeated START Condition)	ParameterConditionsTypical (Note 6)FACE TIMINGMCLK Pulse Width LowMCLK Pulse Width HighMCLK PeriodBCLK Rise TimeBCLK Rise TimeBCLK Fall TimeBCLK Fall TimeBCLK Fall TimeBCLK falling edge50LRC Propagation Delay from BCLK falling edgeDATA Setup Time to BCLK Rising EdgeDATA Hold Time from BCLK Rising EdgeERFACE TIMINGSCLK FrequencyHold Time (repeated START Condition)	ParameterConditionsTypicalLimit(Note 6)(Note 7)FACE TIMING16MCLK Pulse Width Low16MCLK Pulse Width High16MCLK Period32BCLK Rise Time33BCLK Rise Time33BCLK Fall Time50LRC Propagation Delay from BCLK falling edge10DATA Setup Time to BCLK Rising Edge10DATA Hold Time from BCLK Rising Edge10SCLK Frequency400Hold Time (repeated START Condition)0.6	

LM49450

_M49450

			LM4	19450	1	
Symbol	Parameter	Conditions	Typical	Limit	Units	
			(<i>Note 6</i>)	(<i>Note 7</i>)		
2	Clock Low Time			1.3	µs (min)	
3	Clock High Time			600	ns (min)	
4	Setup Time for a Repeated START Condition			600	ns (min)	
	Data Hold Time	Output		300	ns (min)	
5		Input		0	ns (min)	
				900	ns (max)	
6	Data Setup Time			100	ns (min)	
7	Riss Time of SDA and SCI			20+0.1C _B	ns (min)	
7	Rise Time of SDA and SCL			300	ns (max)	
0	Fall Time of SDA and SCL			15+0.1C _B	ns (min)	
0				300	ns (max)	
9	Setup Time for STOP Condition			600	ns (min)	
10	Bus Free time Between a STOP and START Condition			1.3	μs (min)	
<u> </u>	Bus Capacitance			10	pF (min)	
С _В				200	pF (max)	

Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified

Note 2: The *Electrical Characteristics* tables list guaranteed specifications under the listed *Recommended Operating Conditions* except as otherwise modified or specified by the *Electrical Characteristics Conditions* and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}$ or the number given in *Absolute Maximum Ratings*, whichever is lower.

Note 4: Human body model, applicable std. JESD22-A114C.

Note 5: Machine model, applicable std. JESD22-A115-A.

Note 6: Typical values represent most likely parametric norms at $T_A = +25^{\circ}C$, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 7: Datasheet min/max specification limits are guaranteed by test or statistical analysis.

Note 8: R_L is a resistive load in series with two inductors to simulate an actual speaker load. For $R_L = 8\Omega$, the load is 15μ H + 8Ω + 15μ H. For $R_L = 4\Omega$, the load is 15μ H + 4Ω + 15μ H.

Pin Descriptions

29

30 31

32

HPL

 $\mathsf{HPV}_{\mathsf{SS}}$

C1N

 $\mathrm{CPV}_{\mathrm{DD}}$

TABLE 1.

Pin	Name	Description							
1	C1P	Charge Pump Flying Capacitor Positive Terminal							
2	CPGND	Charge Pump Ground							
3	SDA	I ² C Serial Data Input							
4	DGND	Digital Ground							
5	I ² S_WS	I ² S Word Select Input							
6	I2S_SDI	I ² S Serial Data Input							
7	I2S_CLK	I ² S Clock Input							
8	MCLK	Master Clock							
9	SCL	I2C Clock Input							
10	DV _{DD}	Digital Core Power Supply							
11	IOV _{DD}	Digital Interface Power Supply							
12	GND	Analog Ground							
13	REF	DAC Reference Bypass							
14	INR	Right Channel Analog Input							
15	INL	Left Channel Analog Input							
16	V _{DD}	Analog Power Supply							
17	BYPASS	Mid-Rail Bias Bypass							
18, 24	LSV _{DD}	Speaker Power Supply							
19	LLS+	Left Channel Non-Inverting Speaker Output							
20	LLS-	Left Channel Inverting Speaker Output							
21	LSGND	Speaker Ground							
22	RLS-	Right Channel Inverting Speaker Output							
23	RLS+	Right Channel Non-Inverting Speaker Output							
25	HPGND	Headphone Amplifier Ground							
26	HPS	Headphone Sense Input							
27	HPR	Right Channel Headphone Amplifier Output							
28	HPV _{DD}	Headphone Amplifier Power Supply							

Left Channel Headphone Amplifier Output

Charge Pump Power Supply

Charge Pump Flying Capacitor Negative Terminal

Charge Pump Output and Headphone Amplifier Negative Power Supply.

LM49450

Typical Performance Characteristics





THD+N vs Frequency V_{DD} = 3.0V, P_{OUT} = 50mW, R_{L} = 4 Ω DAC Input, External Reference, Speaker Mode







THD+N vs Frequency V_{DD} = 3.0V, P_{OUT} = 150mW, R_L = 8 Ω DAC Input, External Reference, Speaker Mode



THD+N vs Frequency V_{DD} = 3.0V, P_{OUT} = 80mW, R_L = 8 Ω Analog Input, Speaker Mode



LM49450











 $V_{DD} = 5.0V, P_{OUT} = 800mW, R_L = 8\Omega$ DAC Input, External Reference, Speaker Mode



THD+N vs Frequency $V_{DD} = 5.0V, P_{OUT} = 1.0W, R_{L} = 4\Omega$ Analog Input, Speaker Mode



300455d4

300455c9







300455f4

























300455c3

THD+N vs Output Power $A_V = 6dB, R_L = 8\Omega, f = 1kHz$ Analog Input, Speaker Mode







THD+N vs Output Power

HPVDD

= 2.0\

300455g5

PSRR vs Frequency $V_{DD} = 3.6V, V_{RIPPLE} = 200mV_{P-P}, R_L = 8\Omega$ DAC Input, Internal Reference, Speaker Mode



300455e4















300455h5

Efficiency vs Output Power $R_L = 8\Omega$, f = 1kHz, Speaker Mode











Output Noise vs Frequency $V_{DD} = 2.5V, R_{L} = 32\Omega$ DAC Input, Internal Reference, Headphone Mode





Output Noise vs Frequency $HPV_{DD} = 2.5V, R_{L} = 32\Omega$ Analog Input, Headphone Mode



300455h6





Application Information

The LM49450 is controlled through an I²C compatible serial interface that consists of a serial data line (SDA) and a serial clock (SCL). The clock line is uni-directional. The data line is bi-directional (open collector). The LM49450 and the master can communicate at clock rates up to 400kHz. Figure 2 shows the I²C interface timing diagram. Data on the SDA line must be stable during the HIGH period of SCL. The LM49450 is a

transmit/receive slave-only device, reliant upon the master to generate the SCL signal. Each transmission sequence is framed by a START condition and a STOP condition (Figure 3). Each data word, register address and register data, transmitted over the bus is 8 bits long as is always followed by and acknowledge pulse (Figure 3). The LM49450 device address is 1111101.



BUS FORMAT

The I²C bus format is shown in Figure 4. The START signal, the transition of SDA from HIGH to LOW while SDA is HIGH, is generated, altering all devices on the bus that a device address is being written to the bus.

The 7-bit device address is written to the bus, most significant bit (MSB) first, followed by the R/ \overline{W} bit (R/ \overline{W} = 0 indicates the master is writing to the LM49450, R/ \overline{W} = 1 indicates the master wants to read data from the LM49450). The data is latched in on the rising edge of the clock. Each address bit must be stable while SDA is HIGH. After the last address bit is trans-

mitted, the master device releases SDA, during which time, an acknowledge clock pulse is generated by the slave device. If the LM49450 receives the correct address, the device pulls the SDA line low, generating and acknowledge bit (ACK).

Once the master device registers the ACK bit, the 8-bit register address word is sent. Each data bit should be stable while SCL is HIGH. After the 8-bit register address is sent, the LM49450 sends another ACK bit. Following the acknowledgement of the register address, the 8-bit register data word is sent. Each data bit should be stable while SCL is HIGH. After the 8-bit register data is sent, the LM49450 sends another ACK bit. Following the acknowledgement of the register data word, the master issues a STOP bit, allowing SDA to go high while SDA is high.

I²S DATA FORMAT

The LM49450 supports three I²S formats: Normal Mode (Figure 5), Left Justified Mode (Figure 6), and Right Justified

Mode (Figure 7). In Normal Mode, the audio data is transmitted MSB first, with the unused bits following the LSB. In Left Justified Mode, the audio data format is similar to the Normal Mode, without the delay between the LSB and the change in I²S_WS. In Right Justified Mode, the audio data MSB is transmitted after a delay of a preset number of bits.



GENERAL AMPLIFIER FUNCTION

Class D Amplifier

The LM49450 features a high-efficiency stereo Class D audio power amplifier that utilizes National's filterless modulation scheme which reduces external component count, conserves board space and reduces system cost. The Class D outputs transition between V_{DD} and GND with a 300kHz switching frequency. With no signal applied, the outputs switch with a 50% duty cycle, in phase, causing the two outputs to cancel.

This cancellation results in no net voltage across the speaker, thus there is no current to the load in the idle state.

With the input signal applied, the duty cycle (pulse width) of the LM49450 outputs changes. For increasing output voltage, the duty cycle of V_LS+ increases while the duty cycle of V_LS- decreases. For decreasing output voltages, the converse occurs. The difference between the two pulse widths yield the differential output voltage.

Fixed Frequency Mode

The LM49450 features two modulation schemes, a fixed frequency mode and a spread spectrum mode. Select the fixed frequency mode by setting the SS bit (B3) in the Mode Control Register (0x00h) to 0. In fixed frequency mode, the speaker amplifier outputs switch at a constant 300kHz. The output spectrum in fixed frequency mode consists of the fundamental and its associated harmonics (see *Typical Performance Characteristics*).

Spread Spectrum

The logic selectable spread spectrum mode eliminates the need for output filters, ferrite beads or chokes. In spread spectrum mode, the switching frequency varies randomly by 30% about a 300kHz center frequency, reducing the wideband spectral content, improving EMI emissions radiated by the speaker and associated cables and traces. Where a fixed frequency class D exhibits large amounts of spectral energy at multiples of the switching frequency, the spread spectrum architecture of the LM49450 spreads that energy over a larger bandwidth (see Typical Performance Characteristics). The cycle-to-cycle variation of the switching period does not affect the audio reproduction, efficiency, or PSRR. Set the SS bit (B3) in the Mode Control Register (0x00h) to 1 to select spread spectrum mode.

Headphone Amplifier

The LM49450 headphone amplifiers feature National's ground referenced architecture that eliminates the large DCblocking capacitors required at the outputs of traditional headphone amplifiers. A low-noise inverting charge pump creates a negative supply (HPV_{SS}) from the positive supply voltage (CPV_{DD}). The headphone amplifiers operate from these bipolar supplies, with the amplifier outputs biased about GND, instead of a nominal DC voltage (typically V_{DD}/2), like traditional amplifiers. Because there is no DC component to the headphone output signals, the large DC-blocking capacitors (typically 220µF) are not necessary, conserving board space and system cost, while improving frequency response.

Power Supplies

The LM49450 uses different power supplies for each portion of the device, allowing for the optimum combination of headroom, power dissipation and noise immunity. The analog input, and gain (volume control) stages for both speaker and headphones are powered from V_{DD} . The speaker output stage is powered from LSV_{DD}. The headphone amplifiers and charge pump are powered from HPV_{DD}. The separate power supplies allow the class D amplifiers to operate from a higher voltage, maximizing headroom, while the headphones operate from a lower voltage, improving power dissipation, as well as minimizing switching noise coupling between the speaker and headphone amplifiers. The digital portion of the device is powered from DV_{DD}, including the 3D processing core and DAC. IOV_{DD} powers the I2S and I2C, allowing the LM49450 to interface with lower voltage digital controllers.

National's 3D Enhancement

The LM49450 digital audio path features National's 3D enhancement that widens or narrows the perceived soundstage of a stereo audio signal. The 3D enhancement either increases or decreases the apparent stereo channel separation, improving audio reproduction whenever the placement of both left and right speakers is not ideal.

The LM49450 3D function is controlled through the I²C interface. The headphone and speakers have independent 3D controls, allowing each signal path to have its own individual 3D configuration. The LM49450 3D features two effect modes, a narrow effect that decreases the channel separation, making the speakers sound closer together, and a wide effect that makes the speakers sound farther apart. Because the narrow effect mode adds a portion of the left and right signals together, a selectable 6dB attenuation mode is provided to maintain a constant output amplitude when the narrow effect mode is active without changing the volume level. The high pass 3dB roll off frequency, 3D gain (amount channel mixing), and narrow/wide effect selection is done through registers 0x05h (headphone) and 0x06h (speaker. See the *Headphone 3D Configuration Register* and *Loudspeaker 3D Control Register* sections for more information.

Headphone Sense

The LM49450 features a headphone sense input (HPS) that monitors the headphone jack and configures the device depending on the presence of a headphone. When the HPS pin is low, indicating that a headphone is not present, the LM49450 speaker amplifiers are active and the headphone amplifiers are disabled. When the HPS pin is high, indicating that a headphone is present, the headphone amplifiers are active while the speaker amplifiers are disabled.



FIGURE 8. HPS Connection

Volume Control

The LM49450 features two separate 32-step volume controls, one for the speaker channels and one for the headphone channels. This allows for the gain of the headphone and speakers to be set independently of each other.

External Reference

The LM49450 can be used with an external reference. Disable the internal reference by setting bit B7 of the Mode Control Register (0x00h) to 1. This allows an external reference voltage to be applied to REF. For proper operation, do not allow the V_{REF} to exceed V_{DD} .

Low Power Shutdown

The LM49450 features an I²C selectable low power shutdown mode that disables the entire device, reducing quiescent current consumption to 0.05μ A (digital + analog current). Set bit B0 in the mode control register (0x00h) to 0 to disable the device. Set B0 to 1 to enable the device.

I2S CLOCK CONTROL

The LM49450 features the ability to derive multiple clock signals, including the DAC clock, I²S clock and word select clock in master mode, and the charge pump oscillator frequency, from the MCLK input.

DAC Clock Divider (RDIV)

Bits B5-B0 in the CLOCK CONTROL register (0x01h) are the RDIV bits that set the DAC clock divider ratio. The DAC clock derived from MCLK needs to match the DAC sampling rate. For example, with f_{MCLK} = 12.288MHz and a 64*f_S oversam

pling ratio (f_S = 48kHz), the DAC requires a 6.144MHz clock. In this case, set the RDIV ratio to divide by 2. In other instances, there may not be a suitable divider ratio for a given sampling rate and MCLK frequency. In this case, f_{MCLK} may need to be altered. See the *Clock Control Register* section for more information.

I²S WS Clock Dividers (I2S_CLK, WS_CLK)

In I²S master mode, the LM49450 I2S CLOCK CONTROL register (0x04h) can be used to set the I²S clock and WS clock frequency. In I2S clock master mode, bits B7-B4 of the I2S CLOCK CONTROL register, the I2S_CLK bits, set the I²S clock divider ratio. The LM49450 derives the I²S clock from DAC clock based on the ratio set by the I2S_CLK bits. The I²S clock is output on I²S_CLK.

In I²S master mode, bits B3 and B2 (I2S_WS) of the I2S CLOCK CONTROL register set the bit length per data word of the I²S WS.

Charge Pump Clock Divider (CPDIV)

The ground referenced headphone amplifiers charge pump derives its clock from MCLK. Bits B7-B0 of the CHARGE PUMP CLOCK register (0x02h) set the charge pump clock divider ratio. See the *Charge Pump Clock Register* section for more information.

	BO	IN ENABLE		_1 CPDIV_0	E_1_ I2S_MODE_0	_MS I2S_CLK_MS	10DE HP_3DEN	10DE LS_3DEN	НРО	TS0	C0_0	9 C0_08	C1_0	9 C1_08	C2_0	9 C2_08
	B1	E FINE	_2 RDIV_	/_2 CPDIV	I2S_MOD	S_0 12S_WS	AIN_0 HP_3D_N	AIN_0 LS_3D_N	E HP1	5 TS1	2 C0_1	10 C0_0	2 C1_1	10 C1_0	2 C2_1	10 C2_0
	B2	MUT	RDIV	3 CPDIV) I2S_WOR _ORDER	1 I2S_W	IN_1 HP_3D_G	N_1 LS_3DG/	HP2	LS2	C0_2	C0_1	C1_2	C1_1	C2_2	C2_1
r Map	B3	SS		CPDIV_6	I2S STEREC REVERSE	I2S_WS_	O HP_3D_GAI	0 LS_3DGAI	HP3	LS3	C0_3	C0_111	C1_3	C1_11	C2_3	C2_11
ERS Register	B4	COMP	RDIV_4	CPDIV_4	I2S_WRD_0	I2S_CLK_0	HP_3DFREQ_	LS_3DFREQ_	HP4	LS4	C0_4	C0_12	C1_4	C1_12	C2_4	C2_12
CONTROL REGIST	B5	DAC_MODE_0	RDIV_5	CPDIV_5	I2S_WRD_1	I2S_CLK_1	HP_3DFREQ_1	LS_3DFREQ_1	RESERVED	RESERVED	C0_5	C0_13	C1_5	C1_13	C2_5	C2_13
)	B6	DAC_MODE_1	3 DAC_DITHER _ON	CPDIV_6	I2S_WRD_2	I2S_CLK_2	HP_3DATTN	LS_3DATTN	RESERVED	RESERVED	C0_6	C0_14	C1_6	C1_14	C2_6	C2_14
	B7	EXT_REF	DAC_DITHEF OFF	CPDIV_7	RESERVED	I2S_CLK_3	RESERVED	. RESERVED	RESERVED	RESERVED	C0_7	C0_15	C1_7	C1_15	C2_7	C2_15
	Register Name	MODE CONTROL	CLOCK	CHARGE PUMP CLOCK FREQUENCY	I2S MODE	I2S CLOCK	HEADPHONE 3D CONTROL	SPEAKER 3D CONTROL	HEADPHONE VOLUME CONTROL	SPEAKER VOLUME CONTROL	CMP_0_LSB	CMP_0_MSB	CMP_1_LSB	CMP_1_MSB	CMP_2_LSB	CMP_2_MSB
	Register Addess	ноохо	0x01h	0x02h	ОхОЗН	0x04h	0x05h	0x06h	0x07h	0x08h	0x09h	0x0Ah	0x0Bh	0x0Ch	0x0Dh	OXOEh

MODE CONTROL REGISTER (0x00h) Default value is 0x00h.

TABLE 2. Mode Control Register

Bit	Name	Value		Description		
			0	Internal reference selected		
B7	EXT_REF		1	External reference selected. See External Reference		
				section.		
B6:B5		B6	B5	Select DAC over sampling Rate		
		0	0	125		
	DAC_MODE_1 (B6)	0	1	128		
		1	0	64		
		1	1	32		
	COMP		0	Default DAC compensation filter selected		
B4			1	Programmable DAC compensation filter selected. See		
			1	DAC Compensation Filter section.		
BO	66		0	Fixed frequency oscillator selected		
БЗ	55		1	Spread spectrum oscillator selected		
PO			0	Un-mute device		
D2	MOTE	1		Mute device		
PO		0		Device shutdown. Default state during a POR event		
B0	ENABLE		1	Device enabled.		

CLOCK CONTROL REGISTER (0x01h)

Default value is 0x00h.

TABLE 3. Clock Control Register

Bit	Name			Va	lue			Description	
D7			0					Default DAC state	
D/	DAC_DITHER_OFF		1					Permanently disables DAC dither	
De			0					Default DAC state	
DO	DAC_DITHER_ON		1					Permanently enables DAC dither	
		B5	B4	B3	B2	B1	B0	Sets MCLK divider ratio	
			0	0	0	0	0	0	Bypass divider
		0	0	0	0	0	1	1	
	RDIV_5 (B5)	0	0	0	0	1	0	1.5	
	RDIV_4 (B4)	0	0	0	0	1	1	2	
B5:B0	RDIV_3 (B3)	0	0	0	1	0	0	2.5	
	BDIV_2 (B2)	0	0	0	1	0	1	5	
	RDIV_0 (B0)		•	T	0			In 0.5 increments	
		1	1	1	1	0	1	31	
		1	1	1	1	1	0	31.5	
				1	1	1	1	32	

CLK NETWORK



LM49450 Clock Structure

CLK Network Diagram

30045559

The MCLK input is first divided by the R divider to product the clock at point B; this is then decoded according to the DAC_MODE to produce a signal which goes to both the DAC digital and the I2S interface, and a signal which goes to the DAC analog.

This table describes the relationship between the clocks, for each of the four possible DAC modes in terms of audio input sampling frequency fs.

TABLE 4. Relationship between clocks for each of the four DAC modes

DAC MODE	Description								
	OSR	CLK at B	DAC Digital CLK DAC Analog CL						
00	125	250fs	250fs	125fs					
01	128	256fs	128fs	128fs					
10	64	128fs	128fs	64fs					
11	32	128fs	128fs	32fs					

Common Clock Settings for the DAC

In DAC_MODE 0, the DAC has an oversampling rate (OSR) of 125 but requires a 250xfs clock at point B. This allows a simple clocking solution as it will work from 12.000MHz (common in most systems with Bluetooth or USB) at 48kHz exact-

ly. In the other DAC modes, the DAC requires a conventional 2^Nxfs clock for conversation. The following table describes the clock required at point B for various clock sample rates in the different DAC modes:

TABLE 5. Common DAC Clock Frequencies

Sample Rate	Clock Required at B (MHz)									
	DAC MODE = 2b00	DAC MODE = 2b01 (OSR	DAC MODE = 2b10	DAC MODE = 2b11						
	(OSR = 125fs, Clock	= 128fs, Clock Required =	(OSR = 64fs, Clock	(OSR = 32fs, Clock						
	Required = 250fs)	256fs)	Required = 128fs)	Required = 128fs)						
8	2	2.048	—	—						
11.025	2.75625	2.8224	—	—						
12	3	3.072	_	—						
16	4	4.096	_	—						
22.05	5.5125	5.6448	_	—						
24	6	6.144	—	—						
32	8	8.192	—	—						
44.1	11.025	11.2896	—	—						
48	—	12.288	—	—						
88.2	—	—	11.2896	—						
96	_	—	12.288	_						
176.4	_	_	_	22.5792						
192	—	_		24.576						

CHARGE PUMP CLOCK REGISTER (0x02h)

The charge pump clock register sets the charge pump frequency derived from MCLK when the LM49450 is in DAC mode. Default value is for register 02h is 0x49h.

Bit	Name		_		Va	lue				Description
	CPDIV_7 (B7) CPDIV_6 (B6)	B7	B6	B5	B4	B3	B2	B1	B0	Sets charge pump oscillator frequency in DAC mode (derived from MCLK).
		0	0	0	0	0	0	0	0	Bypass divider
	CPDIV_5	0	0	0	0	0	0	0	1	1
		0	0	0	0	0	0	1	0	1.5
	(B4)	0	0	0	0	0	0	1	1	2
B7:B0	CPDIV_3	0	0	0	0	0	1	0	0	2.5
	(B3)	0	0	0	0	0	1	0	1	3
	CPDIV_2			Т	0					In 0.5 increments
	(B2)	1	1	1	1	1	1	0	1	127
	CPDIV_1	1	1	1	1	1	1	1	0	127.5
	(B1) CPDIV_0 (B0)	1	1	1	1	1	1	1	1	128

TABLE 6. Charge Pump Clock Register

CP_DIV REGISTER

LM49450 Clock Structure

When the register field LINE_IN_ENABLE is high, the Clocks module is held in reset and as a result no CP_CLOCK_C is produced.

This register is used to control the charge pump clock when the register field LINE_IN_ENABLE is low i.e. DAC mode.

TABLE 7. CP_DIV Default Value 0x49h

Bits	Field	Description					
7:0	CP_DIV	Programs the CP divider (devides from an expected 12.000MHz					
		input).					
		CP_DIV	Divide Value				
		0	Bypass				
		1	1				
		2	1.5				
		3	2				
		4	2.5				
		5 to 253	3 to 127				
		254	127.5				
		255	128				

Examples of CP_DIV Values one might use for various sample rates and DAC modes

TABLE 8. Typical CP_DIV Values for DAC Mode 00

MCLK (MHZ)	CP_DIV	Nominal Frequency (Hz)
2	11	333333
2.75625	16	324265
3	17	333333
4	23	333333
5.5125	33	324264
6	36	324324
8	48	326530

MCLK (MHZ)	CP_DIV	Nominal Frequency (Hz)
11.025	67	324265
12	73	324324

TABLE 9. Typical CP_DIV Values for DAC Mode 01

MCLK (MHZ)	CP_DIV	Nominal Frequency (Hz)
2.048	11	341333
2.8224	17	313600
3.072	18	323368
4.096	24	327680
5.6448	33	332047
6.144	37	323368
8.192	49	327680
11.2896	68	327234
12.288	75	323368

TABLE 10. Typical CP_DIV Values for DAC Mode 10

MCLK (MHZ)	CP_DIV	Nominal Frequency (Hz)
11.2896	68	327234
12.288	75	323368

TABLE 11. Typical CP_DIV Values for DAC Mode 11

MCLK (MHZ)	CP_DIV	Nominal Frequency (Hz)
22.5792	138	324881
24.576	150	325510

I2S MODE CONTROL REGISTER (0x03h)

Default value is 0x00h.

TABLE 12. I2S Mode Control Register

Bit	Name	Value			Description
B7	RESERVED	Х			Unused
		B6	B5	B4	Sets I ² S word size in Right Justified Mode
		0	0	0	16
		0	0	1	18
	I2S_WRD_2 (B6)	0	1	0	20
B6:B4	B6:B4 I2S_WRD_1 (B5) I2S_WRD_0 (B5)	0	1	1	22
		1	0	0	24
		1	0	1	25
		1	1	0	26
		1	1	1	32
				3	Normal mode.
		0			Left channel data goes to left channel output
L23	I2S_STEREO				Right channel data goes to right channel output.
	_REVERSE				Reverse mode.
		1			Left channel data goes to right channel output
					Right channel data goes to left channel output

Bit	Name		Value	Description
DO	I2S WORD ORD		0	Normal mode. $I^{2}S_{W}S = 0$ indicates left channel audio $I^{2}S_{W}S = 1$ indicates right channel audio
82	ER	1		Reverse mode. I ² S_WS = 0 indicates right channel audio I ² S_WS = 1 indicates left channel audio.
		B1	B0	Sets I ² S operating mode
	B1:B0 I2S_MODE_1 (B1) I2S_MODE_0 (B0)	0	0	Normal Mode
B1:B0		0	1	Left Justified Mode
		1	0	Right Justified Mode
		1	1	Unused

I2S CLOCK REGISTER (0x04h)

Default value is 0x00h.

TABLE 13. I2S Clock Register

Bit	Name	Value				Descr	iption
					1	Sets divider ratio to derive the I25	S clock from the divided MCLK in
		B7	B6	B5	B4	I ² S master mode	
						DIVIDE BY	RATIO
		0	0	0	0	1	_
		0	0	0	1	2	_
		0	0	1	0	4	_
	I2S_CLK_3	0	1	1	1	6	_
	(B7)	0	0	0	0	8	_
	I2S_CLK_2	0	0	1	1	10	_
B7:B4	(B6) 125 CLK 1	0	1	0	0	16	_
	(B5)	0	1	1	1	20	_
	I2S_CLK_0	1	0	0	0	2.5	2.5
	(B4)	1	0	0	1	3	1:3
		1	0	1	0	3.90625	32:125
		1	0	1	1	5	1:5
		1	1	0	0	7.8125	16:125
		1	1	0	1	—	—
		1	1	1	0	—	—
		1	1	1	1	—	—
	125 WS 1	E	B3 B2		Determines the bit length per dat mode	ta word of I ² S_WS in I ² S master	
	(B3)	(0	(0	1	6
B3:B2	12S_WS_0	(0	1		25	
	(B2)		1	0		32	
			1		1	-	_
			()		I ² S WS slave mode. The LM494	50 drives the I ² S WS signal from
B1	B1 I2S_WS_M					the I2S_WS line.	
	S	1				I ² S WS master mode. The LM49450 generates the I2S WS signal. I2S_WS line is driven by the LM49450	
BO	I2S CLK	0				I ² S clock slave mode. The LM49450 derives its I ² S clock from the I2S_CLK line.	
	MS MS		1			I ² S clock master mode. The LM49450 generates the I ² S clock signal. I2S_CLK line is driven by the LM49450.	

HEADPHONE 3D CONFIGURATION REGISTER (0x05h) Default value is 0x00h.

TABLE 14. Headphone 3D Configuration Register

Bit	Name	Value		Description
B7	RESERVED	X		UNUSED
Pe		0		No Attenuation
Во	HF_SDATTN		1	Output signals are attenuated by 6dB
		B5	B4	Sets 3D high pass filter -3dB (roll-off) frequency
		0	0	0
B5:B4		0	1	300Hz
	HF_SDFREQ_0 (B4)	1	0	600Hz
		1	1	900Hz
		В3	B2	Sets the 3D mix level, ie the amount of the left channel
				signal that appears on the right channel and visa versa.
DO-DO	HP_3DFREQ_1 (B3)	0	0	25%
D3.D2	HP_3DFREQ_0 (B2)	0	1	37.5%
		1	0	50%
		1	1	75%
D1			0	Narrow 3D effect
Ы	пг_3D	1		Wide 3D effect
Bo		0		Headphone 3D disabled
BU HP_3DEN		1		Headphone 3D enabled

LOUDSPEAKER 3D CONFIGURATION REGISTER (0x06h)

Default value is 0x00h.

TABLE 15. Loudspeaker 3D Configuration Register

Bit	Name	Value		Description
B7	RESERVED	X		UNUSED
DC		0		No Attenuation
Во	L5_3DATTN		1	Output signals are attenuated by 6dB
		B5	B4	Sets 3D high pass filter -3dB (roll-off) frequency
		0	0	0
B5:B4	LS_3DFREQ_1 (B5)	0	1	300Hz
		1	0	600Hz
		1	1	900Hz
		B3	B2	Sets the 3D mix level, ie the amount of the left channel
		5		signal that appears on the right channel and visa versa.
DO DO	LS_3DFREQ_1 (B3)	0	0	25%
B3:B2	LS_3DFREQ_0 (B2)	0	1	37.5%
		1	0	50%
		1	0	75%
D1			0	Narrow 3D effect
		1		Wide 3D effect
BO		0		Loudspeaker 3D disabled
BU HP_3	TF_3DEN	1		Loudspeaker 3D enabled

HEADPHONE VOLUME CONTROL REGISTER (0x07h) Default value is 0x00h.

Bit	Name	Value	Description
B7:B5	RESERVED	Х	UNUSED
B4:B0	HP4 (B4) HP3 (B3) HP2 (B2) HP1 (B1) HP0 (B0)	See Headphone Volume Control Table	Controls gain/attenuation of the audio signal in the headphone path.

VOLUME STEP	HP4	HP3	HP2	HP1	HP0	HP GAIN (dB)
1	0	0	0	0	0	-59
2	0	0	0	0	1	-48
3	0	0	0	1	0	-40.5
4	0	0	0	1	1	-34.5
5	0	0	1	0	0	-30
6	0	0	1	0	1	-27
7	0	0	1	1	0	-24
8	0	0	1	1	1	-21
9	0	1	0	0	0	-18
10	0	1	0	0	1	-15
11	0	1	0	1	0	-13.5
12	0	1	0	1	1	-12
13	0	1	1	0	0	-10.5
14	0	1	1	0	1	-9
15	0	1	1	1	0	-7.5
16	0	1	1	1	1	-6
17	1	0	0	0	0	-4.5
18	1	0	0	0	1	-3
19	1	0	0	1	0	-1.5
20	1	0	0	1	1	0
21	1	0	1	0	0	1.5
22	1	0	1	0	1	3
23	1	0	1	1	0	4.5
24	1	0	1	1	1	6
25	1	1	0	0	0	7.5
26	1	1	0	0	1	9
27	1	1	0	1	0	10.5
28	1	1	0	1	1	12
29	1	1	1	0	0	13.5
30	1	1	1	0	1	15
31	1	1	1	1	0	16.5
32	1	1	1	1	1	18

LOUDSPEAKER VOLUME CONTROL REGISTER (0x08h) Default value is 0x00h.

-1.5

1.5

4.5

7.5

10.5

13.5

16.5

19.5

22.5

TABLE 17. Loudspeaker Volume Control Register

Bit	Name			Value		Description		
B7:B5	RES	SERVED	X		UNUSED			
B4:B0	LS4 (B4) LS3 (B3) LS2 (B2) LS1 (B1) LS0 (B0)		See Loudspeaker Volume Control Table		Controls gain/attenuation of the audio signal in the loudspeaker path.			
VOLUMI	E	LS4	LS3	LS2	LS	51	LS0	LS GAIN (dB)
1		0	0	0	0)	0	-53
2		0	0	0	0)	1	-42
3		0	0	0	1		0	-34.5
4		0	0	0	1		1	-28.5
5		0	0	1	0)	0	-24
6		0	0	1	0)	1	-21
7		0	0	1	1		0	-18
8		0	0	1	1		1	-15
9		0	1	0	0)	0	-12
10		0	1	0	0)	1	-9
11		0	1	0	1		0	-7.5
12		0	1	0	1		1	-6
13		0	1	1	0)	0	-4.5
14		0	1	1	0	1	1	_3

DAC COMPENSATION FILTER REGISTERS (0x09h to 0x0Eh)

DAC Compensation Filter

The LM49450 DAC features a 5 band FIR filter that can be used as an equalizer for the digital audio path. Registers 0x09h, 0x0Ah, 0x0Bh, 0x0Ch, 0x0Dh, and 0x0Eh provide an 8-bit control for each individual FIR filter.

EXTERNAL COMPONENT SELECTION

The LM49450 uses different supplies for each portion of the device, allowing for the optimum combination of headroom, power dissipation and noise immunity. The speaker amplifier gain stage is powered from V_{DD} , while the output stage is powered from LSV_{DD}. The headphone amplifiers, input amplifiers and volume control stages are powered from HPV_{DD}. The separate power supplies allow the speakers to operate from a higher voltage for maximum headroom, while the headphones operate from a lower voltage, improving power dissipation. HPV_{DD} may be driven by a linear regulator to further improve performance in noisy environments. The I²C portion of the LM49450 to interface with lower voltage digital controllers.

PROPER SELECTION OF EXTERNAL COMPONENTS

Power Supply Bypassing and Filtering

Proper power supply bypassing is critical for low noise performance and high PSRR. Place the supply bypass capacitors as close to the device as possible. Typical applications employ a voltage regulator with 10μ F and 0.1μ F bypass capacitors that increase supply stability. These capacitors do not eliminate the need for bypassing of the LM49450 supply pins. A 1μ F ceramic capacitor placed close to each supply pin is recommended.

Bypass Capacitor Selection

The LM49450 internally generates a $V_{DD}/2$ common-mode bias voltage. The BYPASS capacitor CBYPASS, improves PSRR and THD+N by reducing noise at the BYPASS node. Use a 2.2µF ceramic placed as close to the device as possible.

REF Capacitor Selection

The LM49450 generates an internal low noise reference voltage used by the DAC. For best THD+N performance, bypass REF with 10μ F and 0.1μ F ceramic capacitors.

Charge Pump Capacitor Selection

Use low ESR ceramic capacitors (less than $100m\Omega$) for optimum performance.

Charge Pump Flying Capacitor (C1)

The flying capacitor (C1) affects the load regulation and output impedance of the charge pump. A C1 value that is too low results in a loss of current drive, leading to a loss of amplifier headroom. A higher valued C1 improves load regulation and lowers charge pump output impedance to an extent. Above 2.2μ F, the R_{DS(ON)} of the charge pump switches and the ESR of C1 and C2 dominate the output impedance. A lower value capacitor can be used in systems where low maximum output power requirements.

Charge Pump Hold Capacitor (C2)

The value and ESR of the hold capacitor (C2) directly affects the ripple on CPV_{SS} . Increasing the value of C2 reduces output ripple. Decreasing the ESR of C2 reduces both output ripple and charge pump output impedance. A lower value capacitor can be used in systems where low maximum output power requirements.

Input Capacitor Selection

The LM49450 analog inputs require input coupling capacitors. Input capacitors block the DC component of the audio signal, eliminating any conflict between the DC component of the audio source and the bias voltage of the LM49450. The input capacitors create a high-pass filter with the input resistors R_{IN}. The -3dB point of the high pass filter is found using Equation (1) below.

$$f = 1 / 2\pi R_{IN} C_{IN}$$
(1)

Where the value of R_{IN} is typically 20k Ω .

The input capacitors can also be used to remove low frequency content from the audio signal. Small speakers cannot reproduce, and may even be damaged by low frequencies. High pass filtering the audio signal helps protect the speakers. When the LM49450 is using a single-ended source, power supply noise on the ground is seen as an input signal. Setting the high-pass filter point above the power supply noise frequencies, 217Hz in a GSM phone, for example, filters out the noise such that it is not amplified and heard on the output. Capacitors with a tolerance of 10% or better are recommended for impedance matching and improved CMRR and PSRR.

PCB Layout Guidelines

Minimize trace impedance of the power, ground and all output traces for optimum performance. Voltage loss due to trace resistance between the LM49450 and the load results in decreased output power and efficiency. Trace resistance between the power supply and ground has the same effect as a poorly regulated supply, increased ripple and reduced peak output power. Use wide traces for power supply inputs and amplifier outputs to minimize losses due to trace resistance, as well as route heat away from the device. Proper grounding improves audio performance, minimizes crosstalk between channels and prevents switching noise from interfering with the audio signal. Use of power and ground planes is recommended.

Place all digital components and route digital signal traces as far as possible from analog components and traces. Do not

run digital and analog traces in parallel on the same PCB layer. If digital and analog signal lines must cross either over or under each other, ensure that they cross in a perpendicular fashion.

Exposed DAP Mounting Considerations

The LM49450 LLP package features an exposed die-attach (thermal) pad on its backside. The exposed pad provides a direct heat conduction path from the die to the PCB, reducing the thermal resistance of the package. Connect the exposed pad to GND with a large pad and via to a large GND plane on the bottom of the PCB for best heat distribution.

Revision Table

Rev	Date	Description
1.0	12/18/07	Initial release.
1.01	09/26/08	Corrected the package drawing.
1.02	08/04/11	On Table 5 (Common DAC Clock, col DAC MODE = 2b01 sample 8), changed 2.084 to 2.048.



Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic	
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com