National Semiconductor is now part of

Texas Instruments.

Search <u>http://www.ti.com/</u> for the latest technical

information and details on our current products and services.



# LM49153

April 4, 2011

Boomer<sup>®</sup> Audio Power Amplifier Series

# Mono Audio Subsystem with Class G Headphone Amplifier, Class D Speaker Amplifier, Noise Gate and Speaker Protection

### **General Description**

The LM49153 is a fully integrated audio subsystem designed for portable handheld applications such as cellular phones. Part of National's PowerWise family of products, the LM49153 combines an earpiece switch, a high efficiency 25mW class G headphone amplifier, and a high efficiency 1.35W class D loudspeaker into a single device.

The headphone amplifiers feature National's class G ground referenced architecture that creates a ground-referenced output with dynamic supply rails for optimum efficiency. The class D amplifier features an ALC (Automatic Level Control) with a noise gate that provides both no-clip and speaker protection.

Mode selection, shutdown control, and volume are controlled through an I<sup>2</sup>C compatible interface.

Click and pop suppression eliminates audible transients on power-up/down and during shutdown. The LM49153 is available in an ultra-small 25-bump 0.4mm pitch micro SMD package (2.30mm x 2.42mm).

## **Key Specifications**

Class G Headphone Amplifier, HPV<sub>DD</sub> = 1.8V, B<sub>L</sub> = 32Ω

·····DD ·····L ···	
IDDQ <sub>HP</sub>	1.2mA (typ)
P <sub>OUT</sub> , THD+N ≤ 1%	25mW (typ)
HP V <sub>os</sub>	0.5mV (typ)
Mono Class D Speaker Amplifier	
R <sub>L</sub> = 8Ω, THD+N < 1%	
$P_{OUT}$ , LSV <sub>DD</sub> = 5.0V	1.35W (typ)

$P_{OUT}$ , LOV <sub>DD</sub> = 5.0V	1.35VV (typ)
$P_{OUT}$ , LSV <sub>DD</sub> = 3.6V	680mW (typ)
Efficiency	88% (typ)

#### **Features**

- Class G Ground Referenced Headphone Outputs
- High Efficiency Class D Amplifier with Spread Spectrum
- No Clip
- Speaker Protection
- Noise Gate
- I<sup>2</sup>C Volume and Mode Control
- Advanced Click-and-Pop Suppression
- Micro-power shutdown

## **Applications**

- Feature phones
- Smart phones

Boomer® is a registered trademark of National Semiconductor Corporation.

LM49153

## **Typical Application**



FIGURE 1. Typical Audio Amplifier Application Circuit

## **Connection Diagrams**

25 Bump micro SMD Package



Top View Order Number LM49153TM See NS Package Number TMD25MSA

25 Bump micro SMD Markings



Top View XY - Date Code TT - Die Traceability G - Boomer Family O7 - LM49153TM

## **Ordering Information**

Order Number	r Number Package Package DWG # Transport Media		MSL Level	Green Status	
LM49153TM	25 Bump micro SMD	TMD25MSA	250 units on tape and reel	1	RoHS and no sB/Br
LM49153TMX	25 Bump micro SMD	TMD25MSA	3000 units on tape and reel	1	RoHS and no sB/Br

#### TABLE 1. Bump Description

Bump	Name	Description
A1	HPV <sub>DD</sub>	Headphone Power Supply
A2	C1P	Charge Pump Flying Capacitor Positive Terminal
A3	CPGND	Charge Pump Ground
A4	LSOUT-	Loudspeaker Inverting Output
A5	LSOUT+	Loudspeaker Non-Inverting Output
B1	CPV <sub>SS</sub>	Charge Pump Output
B2	C1N	Charge Pump Flying Capacitor Negative Terminal
B3	SCL	I <sup>2</sup> C Serial Clock Input
B4	SET	ALC Timing Set
B5	LSV <sub>DD</sub>	Loudspeaker Power Supply
C1	CPV <sub>DD</sub>	Charge Pump Power Supply
C2	SDA	I <sup>2</sup> C Serial Data Input
C3	INL2	Left Channel Input 2
C4	EP+	Earpiece Non-Inverting Input
C5	EPOUT+	Earpiece Non-Inverting Output
D1	HPR	Right Channel Headphone Output
D2	BYPASS	Mid-Rail Bias Bypass Node
D3	INR2	Right Channel Input 2
D4	EP-	Earpiece Inverting Input
D5	EPOUT-	Earpiece Inverting Output
E1	HPL	Left Channel Headphone Output
E2	GND	Ground
E3	V <sub>DD</sub>	Power Supply
E4	INM-/INR1	Mono Channel Inverting Input/Right Channel Input 1
E5	INM+/INL1	Mono Channel Non-Inverting Input/Left Channel Input 1

## Absolute Maximum Ratings (Note 1, Note

#### <u>2)</u>

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V <sub>DD</sub> , LSV <sub>DD</sub> ) ( <i>Note 1</i> )	6V
Supply Voltage (HPV <sub>DD</sub> ) ( <i>Note 1</i> )	3V
Storage Temperature	-635°C to +150°C
Input Voltage	–0.3 to V <sub>DD</sub> +0.3
Power Dissipation (Note 3)	Internally Limited
ESD Rating ( <i>Note 4</i> )	2.0kV
ESD Rating ( <i>Note 5</i> )	200V

Junction Temperature Thermal Resistance θ<sub>JA</sub> (TMD25MSA) LM49153

46°C/W

Soldering Information

See AN-1112 "Micro SMD Wafer Level Chip Scale Package"

## **Operating Ratings**

Temperature Range

$T_{MIN} \le T_A \le T_{MAX}$	$-40^{\circ}C \le T_A \le +85^{\circ}C$
Supply Voltage ( $V_{DD}$ , LSV <sub>DD</sub> )	$2.7 \mathrm{V} \leq \mathrm{V_{DD}} \leq 5.5 \mathrm{V}$
Supply Voltage (HPV <sub>DD</sub> )	1.7V≤HPV <sub>DD</sub> ≤2.0V

## Electrical Characteristics V<sub>DD</sub> = 3.6V, HPV<sub>DD</sub> = 1.8V (Note 1, Note 2)

The following specifications apply for  $V_{DD} = LSV_{DD}$ ,  $A_V = 0dB$ ,  $R_L = 15\mu H + 8\Omega + 15\mu H$  (Loudspeaker),  $R_L = 32\Omega$  (Headphone),  $C_{SET} = 0.1\mu F$ , f = 1kHz, ALC off, unless otherwise specified. Limits apply for  $T_A = 25^{\circ}C$ . (*Note 8*).

			LM49153		Unito		
Symbol	Parameter	Conditions	Typical	Limits	(Limits)		
			( <i>Note 6</i> )	(Note 7)			
		V <sub>IN</sub> = 0, No Load					
I <sub>DD</sub>		EP Receiver (Output Mode Bit EP Bypass = 1)	0.3	2.5	μA (max)		
		LS only (Mode 2)					
		V <sub>DD</sub> , LSV <sub>DD</sub>	3.0	4.3	mA (max)		
	Quere la Querra et	HPV <sub>DD</sub>	0		mA		
	Supply Current	HP only (Mode 1)					
		$V_{DD} + LSV_{DD}$	1.8	2.5	mA (max)		
		HPV <sub>DD</sub>	1.2	1.6	mA (max)		
		LS + HP (Mode 6)					
		V <sub>DD</sub> + LSV <sub>DD</sub>	4.3	5.5	mA (max)		
		HPV <sub>DD</sub>	1.2	1.6	mA (max)		
I <sub>SD</sub>	Shutdown Current	$V_{SCL} = V_{SDA} = 3.6V$	0.3	2.5	µA (max)		
V <sub>os</sub> (	Output Offset Voltage	V <sub>IN</sub> = 0, Mode 3, 6, 9					
		LS Output, $R_L = 8\Omega$ , $A_V = 12dB$	9		mV		
		HP Output, $R_L = 32\Omega$ , $A_V = 0dB$	0.5		mV		
		HP Mode, C <sub>BYPASS</sub> = 2.2µF					
t <sub>wu</sub>	Wake Up Time	Normal turn on time	32		ms		
		Fast turn on time	18		ms		
		Mute	-86		dB		
		Minimum Gain Setting	52.5	-51	dB (max)		
		(mono input)	-52.5	-54	dB (min)		
		Maximum Gain Setting (mono input)	12	12.5	dB (max)		
$A_{VOL}$	Volume Control		12	11.5	dB (min)		
		Minimum Gain Setting (stereo input)	-80		dB (max)		
					dB (min)		
		Maximum Gain Setting (stereo input)	18		dB (max)		
					dB (min)		

# LM49153

			LM4	9153	llnite
Symbol	Parameter	Conditions	Typical	Limits	(Limits)
			( <i>Note 6</i> )	(Note 7)	()
		LS Mode	1		
		Gain 0	12		dB
		Gain 1	18		dB
		HP Mode	1	<u> </u>	
A <sub>v</sub> Gain		Gain 0	6	5 7	dB (min) dB (max)
	Gain	Gain 1	3		dB
	Gain	Gain 2	0		dB
		Gain 3	-1.5		dB
		Gain 4	-3		dB
		Gain 5	-6		dB
		Gain 6	-9		dB
	Gain 7	-12	-13 -11	dB (min) dB (max)	
٨	Mute Attention	LS Output	-80		dB
AVMUTE		HP Output	-98		dB
		Analog Switch	4.5	6	$\Omega$ (max)
		MONO, RIN, LIN, Inputs			
R <sub>IN</sub> Input Resistance	Input Resistance	Maximum Gain Setting	13	11	kΩ (min)
				15.5	κΩ (max)
		Minimum Gain Setting	110	90 130	kΩ (min) kΩ (max)
		LS Mode, $A_V = 18$ dB, $R_L = 8\Omega$			
		LSV <sub>DD</sub> = 3.3V	570		mW
		LSV <sub>DD</sub> = 3.6V	680	620	mW (min)
		$LSV_{DD} = 4.2V$	935		mW
Po	Output Power	LSV <sub>DD</sub> = 5.0V	1350		mW
		HP Mode, $A_{y} = 6dB$		II	
		B. = 160	25		mW
		R = 320	25	22	m\// (min)
		$f_{-} = 1/4$	25	22	
		$I = I \times I Z$	0.02		0/
THD+N	Total Harmonic Distortion + Noise	$HP Mode, P_0 = 12mW, Storeg input$	0.02		/0
		$F_{0} = 1211W, Steleo linput$	0.02		70
		EP Bypass Mode, $R_L = 32\Omega$	0.05		%
		$f = 21/HZ$ , $V_{RIPPLE} = 200 mV_{PP}$ ,			
		$G_{\rm B} = 2.2\mu$ F, inputs AC GND	70		dD
	Power Supply Rejection Ratio	LS Mode, mono input, $A_V = 12dB$	12		
PSRR	(Output referred)	HD Mode meno input right on V	04		an an
		IIP Mode more input, ripple on V <sub>DD</sub>	94		aB
		THE INICIAL mono input, ripple on HPV <sub>DD</sub>	81		dB
		HP Mode, stereo input, ripple on V <sub>DD</sub>	80		dB
<b></b>		$V_{\text{RIPPLE}} = 1V_{\text{P-P}}, t_{\text{RIPPLE}} = 217\text{Hz}, \text{ mono input}$	it, $A_V = 0 dB$	1	
CMRR	Common Mode Rejection Ratio	LS Mode 2	38		dB
		HP Mode 1	51		dB
η	Efficiency	LS Mode, THD+N = 1%	88		%
X <sub>TALK</sub>	Crosstalk	$P_0 = 12$ mW, f = 1kHz	80		dB

			LM4			
Symbol	Parameter	Conditions	Typical ( <i>Note 6</i> )	Limits (Note 7)	(Limits)	
		A-weighted, Inputs AC GND				
٤ <sub>OS</sub>		LS Mode, mono input	46		μV	
	Output Noise	LS Mode, stereo input	52		μV	
		HP Mode, mono input	11		μV	
		HP Mode, stereo input	11		μV	
		LS Mode, P <sub>O</sub> = 680mW, A-weighted, Mono	94		dB	
SNR	Signal to Noise Ratio	HP Mode, P <sub>O</sub> = 25mW, A-weighted	98		dB	
t <sub>A</sub>	Naise Cate Attack Time	$I^2C = 1$	0.1		ms	
	Noise Gale Allack Time	$I^2C = 0$	0.9		ms	
+	Naisa Cata Dalagoa Tima	$I^{2}C = 0$	1.2		s	
۲R	Noise Gale Release Time	$I^{2}C = 1$	2.1		s	
		Low 010	7.3		V <sub>P-P</sub>	
CC	Clip Control	Medium 011	7.8		V <sub>P-P</sub>	
		High 100	8.1		V <sub>P-P</sub>	
		LS Mode 1, THD+N ≤ 1%, ( <i>Note 9</i> )				
		Voltage Level			.,	
		001	4		V <sub>P-P</sub>	
D	Output Bower Limit	010	4.8		V <sub>P-P</sub>	
LIMIT		011	5.6		V <sub>P-P</sub>	
		100	6.4		V <sub>P-P</sub>	
		101	7.2		V <sub>P-P</sub>	
		110	8.0		V <sub>P-P</sub>	
t <sub>A</sub>	ALC Attack Time		0.5		ms	
t <sub>R</sub>	ALC Release Time		200		ms	

# LM49153

# I<sup>2</sup>C Interface Characteristics V<sub>DD</sub> = 3.6V (Note 1, Note 2)

The following specifications apply for  $A_V = 0$ dB,  $R_L = 8\Omega$ , f = 1kHz, unless otherwise specified. Limits apply for  $T_A = 25^{\circ}$ C.

			L	Unito	
Symbol	Parameter	Conditions	Typical ( <i>Note 6</i> )	Limits ( <i>Note 7</i> )	(Limits)
t <sub>1</sub>	SCL Period			2.5	μs (min)
t <sub>2</sub>	SDA Setup Time			250	ns (min)
t <sub>3</sub>	SDA Stable Time			0	ns (min)
t <sub>4</sub>	Start Condition Time			250	ns (min)
t <sub>5</sub>	Stop Condition Time			250	ns (min)
V <sub>IH</sub>	Input High Voltage			1.2	V (min)
V <sub>IL</sub>	Input Low Voltage			0.6	V (max)

Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified

Note 2: The *Electrical Characteristics* tables list guaranteed specifications under the listed *Recommended Operating Conditions* except as otherwise modified or specified by the *Electrical Characteristics Conditions* and/or Notes. Typical specifications are estimations only and are not guaranteed.

**Note 3:** The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{JMAX}$ ,  $\theta_{JA}$ , and the ambient temperature,  $T_{A}$ . The maximum allowable power dissipation is  $P_{DMAX} = (T_{JMAX} - T_{A}) / \theta_{JA}$  or the number given in *Absolute Maximum Ratings*, whichever is lower.

Note 4: Human body model, applicable std. JESD22-A114C.

Note 5: Machine model, applicable std. JESD22-A115-A.

**Note 6:** Typical values represent most likely parametric norms at  $T_A = +25^{\circ}C$ , and at the *Recommended Operation Conditions* at the time of product characterization and are not guaranteed.

Note 7: Datasheet min/max specification limits are guaranteed by test or statistical analysis.

Note 8: Loudspeaker  $R_L$  is a resistive load in series with two inductors to simulate an actual speaker load. For  $R_L = 8\Omega$ , the load is  $15\mu H + 8\Omega$ ,  $+15\mu H$ . For  $R_L = 4\Omega$ , the load is  $15\mu H + 4\Omega + 15\mu H$ .

Note 9: The LM49153 ALC limits the output power to which ever is lower, the supply voltage or output power limit.

## Typical Performance Characteristics (Note 8)



THD+N vs Output Power  $V_{DD}$  = 4.2V, R<sub>L</sub> = 8 $\Omega$ , f = 1kHz A<sub>V</sub> = 18dB, Mode 2









THD+N vs Output Power R<sub>L</sub> =  $32\Omega$ , f = 1kHz, Earpiece Mode























OUTPUT POWER vs SUPPLY VOLTAGE  $R_1 = 8\Omega$ , f = 1kHz



#### Application Information WRITE-ONLY I<sup>2</sup>C COMPATIBLE INTERFACE

The LM49153 is controlled through an I<sup>2</sup>C compatible serial interface that consists of a serial data line (SDA) and a serial clock (SCL). The clock line is uni-directional. The data line is bi-directional (open drain). The LM49153 and the master can communicate at clock rates up to 400kHz. *Figure 2* shows the I<sup>2</sup>C interface timing diagram. Data on the SDA line must be stable during the HIGH period of SCL. The LM49153 is a transmit/receive slave-only device, reliant upon the master to generate the SCL signal. Each transmission sequence is framed by a START condition and a STOP condition (*Figure 3*). Each data word, device address and data, transmitted over the bus is 8 bits long and is always followed by an acknowledge pulse (*Figure 4*). The LM49153 device address is 1100000.

#### **I<sup>2</sup>C BUS FORMAT**

The I<sup>2</sup>C bus format is shown in *Figure 4*. The START signal, the transition of SDA from HIGH to LOW while SCL is HIGH, is generated, alerting all devices on the bus that a device address is being written to the bus.

The 7-bit device address is written to the bus, most significant bit (MSB) first, followed by the  $R/\overline{W}$  bit.  $R/\overline{W} = 0$  indicates the master is writing to the slave device,  $R/\overline{W} = 1$  indicates the master wants to read data from the slave device. Set  $R/\overline{W} =$ 0; the LM49153 is a WRITE-ONLY device and will not respond the  $R/\overline{W} = 1$ . The data is latched in on the rising edge of the clock. Each address bit must be stable while SCL is HIGH. After the last address bit is transmitted, the master device releases SDA, during which time, an acknowledge clock pulse is generated by the slave device. If the LM49153 receives the correct address, the device pulls the SDA line low, generating an acknowledge bit (ACK).

Once the master device registers the ACK bit, the 8-bit register data word is sent. Each data bit should be stable while SCL is HIGH. After the 8-bit register data word is sent, the LM49153 sends another ACK bit. Following the acknowledgement of the register data word, the master issues a STOP bit, allowing SDA to go high.



#### **DEVICE ADDRESS REGISTER**

#### TABLE 2. Device Address

	B7	B6	B5	B4	B3	B2	B1	B0 (W)
Device Address	1	1	1	1	1	0	0	0

#### I<sup>2</sup>C CONTROL REGISTER

#### TABLE 3. I<sup>2</sup>C Control

Register Name	B7	B6	B5	B4	B3	B2	B1	B0
Shutdown control	0	0	0	1	GAMP_ON	HPR_SD	ClassG_SD	PWR_ON
Mode control	0	0	1	EP		MODE_	CONTROL	
Power limiter control	0	1	0	ATTACł	K_TIME		POWER_LEVE	L
No clip control	0	1	1	RELEAS	SE_TIME OUTPUT_CLIP_CONTROL			ITROL
Gain control	1	0	0	0	LSGAIN HP_GAIN			
Volume control	1	0	1		LS_V	VOLUME/HP_V	OLUME	
LS control	1	1	0	0	NOISE_GA	ATE_LEVEL	NOISE_G	ATE_TIME
Other control	1	1	1	0	0	0	0	0
Class-G control	1	1	1	0	1	0 CLASS_G_TRIP_LEVEL		TRIP_LEVEL
Other control	1	1	1	1	0	0	SS_EN	TURN_ON TIME

#### SHUTDOWN CONTROL REGISTER

#### TABLE 4. Shutdown Control

Bit	Name	Value	Description	
		This enables o	or disables the device.	
B0	PWR_ON	0	Device disabled	
		1	Device enabled	
		This enables o	or disables the Class G of the headphone.	
B1	Class G_SD	0	Class G enabled	
	1		Class G disabled	
		This disables t	s the right headphone output.	
B2	HPR_SD	0	Normal Operation	
		1	Right headphone disabled	
		This disables the gain amplifiers that are not in use to minimize I <sub>DD</sub> .		
B3	GAMP_ON	0	Normal Operation	
		1	Disable unused gain amplifiers	

#### MODE CONTROL REGISTER

Bite	Field				De	ecriptio	'n		
B3·B0	MODE	This sot	the different mixe	ar output m	ndes	scriptio	<b>//</b> 1		
03.00		Mode				ЦΠ			
	CONTINUE	wode	Input (DIII/SE)	Input	SPK	пр	L5	HP(L)	пР(К)
		0	0	X	0	0	SD	SD	SD
		1	0	Х	0	1	SD	GM X M	GM X M
		2	0	Х	0	1	GM X M	SD	SD
		3	0	Х	1	1	GM X M	GM X M	GM X M
		4	1	0	0	1	SD	GST X L1	GST X R1
		5	1	0	1	0	GST X	SD	SD
						-	(L1 + R1)		
		6	1	0	1	1	GST X	GST X L1	GST X R1
			4						
		/	1		0	1	50	GST X L2	GST X H2
		8	1	1	1	0	GST X (L2 + R2)	SD	SD
		9	1	1	1	1	GST X (L2 + R2)	GST X L2	GST X R2
B4	EP	This ena	ables the receiver	· bypass pa	th.		·		
		0			Normal	output r	node operatio	n	
		1			Enable tl	he recei	ver bypass pa	th	

#### **TABLE 5. Mode Control**

\*0: Differential, 1: Single-Ended \*\*0: Stereo 1CH, 1: Stereo 2CH M: Mono differential input R1/R2: Right channel stereo input L1/L2: Left channel stereo input SD: Shutdown  $G_M$ : Differential input gain path  $G_{ST}$ : Single-Ended input path

#### **VOLTAGE LIMIT CONTROL REGISTER**

#### **TABLE 6. Shutdown Control**

Bits	Field		Description
B2:B0	VOLTAGE	This sets the output voltage	e limit level.
	LEVEL	000	Voltage limit disabled
		001	$V_{\text{TH}(\text{VLIM})} = 4.0 V_{\text{P-P}}$
		010	$V_{\text{TH}(\text{VLIM})} = 4.8 V_{\text{P-P}}$
		011	$V_{\text{TH}(\text{VLIM})} = 5.6V_{\text{P-P}}$
		100	$V_{\text{TH(VLIM)}} = 6.4 V_{\text{P-P}}$
		101	$V_{\text{TH}(\text{VLIM})} = 7.2V_{\text{P-P}}$
		110	$V_{\text{TH(VLIM)}} = 8.0 V_{\text{P-P}}$
		111	Voltage limit disabled
B4:B3	ATTACK_	This sets the attack time of	the automatic limiter control circuit based on $C_{SET}$ = 0.1µF.
	TIME	00	0.7ms
		01	0.975ms
		10	1.5ms
		11	2.025ms

#### NO CLIP CONTROL REGISTER

#### TABLE 7. No Clip Control

Bits	Field		Description
B2:B0	OUTPUT_CLIP_	This sets the output	it voltage limit level.
	CONTROL	000	No Clip disabled, output clip control disabled
		010	No Clip enabled, output clip control disabled
		011	Low
		100	Med
		101	High
B4:B3	RELEASE_TIME	This sets the releas	se time of the automatic limiter control circuit.
		00	1s
		01	0.8s
		10	0.65s
		11	0.4s

#### GAIN CONTROL REGISTER

#### **TABLE 8. Gain Control**

Bits	Field		Description
B2:B0	HP_GAIN	This sets the head	phone output gain level.
		000	0dB
		001	-1.5dB
		010	-3dB
		011	-6dB
		100	-9dB
		101	-12dB
		110	-15dB
		111	-18dB
B3	LS_GAIN	This sets the louds	peaker output gain level.
		0	12dB
		1	18dB

#### **VOLUME CONTROL REGISTER**

**TABLE 9. Volume Control** 

VOLUME STEP	_G4	_G3	_G2	_G1	_G0	Stereo GAIN (dB)	Mono GAIN (dB)
1	0	0	0	0	0	-109	-115
2	0	0	0	0	1	-46.5	-52.5
3	0	0	0	1	0	-40.5	-46.5
4	0	0	0	1	1	-34.5	-40.5
5	0	0	1	0	0	-30	-36
6	0	0	1	0	1	-27	-33
7	0	0	1	1	0	-24	-30
8	0	0	1	1	1	-21	-27
9	0	1	0	0	0	-18	-24
10	0	1	0	0	1	-15	-21
11	0	1	0	1	0	-13.5	-19.5
12	0	1	0	1	1	-12	-18
13	0	1	1	0	0	-10.5	-16.5
14	0	1	1	0	1	-9	-15
15	0	1	1	1	0	-7.5	-13.5
16	0	1	1	1	1	-6	-12
17	1	0	0	0	0	-4.5	-10.5
18	1	0	0	0	1	-3	-9
19	1	0	0	1	0	-1.5	-7.5
20	1	0	0	1	1	0	-6
21	1	0	1	0	0	1.5	-4.5
22	1	0	1	0	1	3	-3
23	1	0	1	1	0	4.5	-1.5
24	1	0	1	1	1	6	0
25	1	1	0	0	0	7.5	1.5
26	1	1	0	0	1	9	3
27	1	1	0	1	0	10.5	4.5
28	1	1	0	1	1	12	6
29	1	1	1	0	0	13.5	7.5
30	1	1	1	0	1	15	9
31	1	1	1	1	0	16.5	10.5
32	1	1	1	1	1	18	12

#### NOISE GATE CONTROL REGISTER

Bits	Field		Description		
B1:B0	NOISE_GATE_	This sets th	his sets the noise gate attack and release time.		
	TIME	00	0.9ms	1.2s	
		01	0.9ms	2.1s	
		10	0.1ms	1.2s	
		11	0.1ms	2.1s	
B4:B3	NOISE_GATE_	This sets th	e noise gate trip level *		
	LEVEL	000	Noise gate disabled		
		010	Low — 26mV <sub>RMS</sub>		
		011	Medium — 40mV <sub>RMS</sub>		
		100	High — 60mV <sub>RMS</sub>		

#### TABLE 10. Noise Gate Control

\* Levels listed for Mono Inputs. Levels double with Stereo Inputs.

#### **CLASS-G CONTROL REGISTER**

#### TABLE 11. Class-G Control

B4:B3	CLASS_G_TRIP_	This sets the C	class G trip level and determines when the headphone rails switches.
	LEVEL	00	Highest Level Trip Point (Default)
		01	High Level Trip Point
		10	Medium Level Trip Point
		11	Low Level Trip Point

#### **OTHER CONTROL REGISTER**

#### TABLE 12. Other Control

B0	TURN_ON_TIME	This sets the tu	rn on time.
		0	Normal Turn On Time
		1	Fast Turn On Time
B1	SS_EN	This enables S	pread Spectrum.
		0	Spread Spectrum Disabled
		1	Spread Spectrum Enabled

#### DIFFERENTIAL AMPLIFIER EXPLANATION

The LM49153 features a differential input stage for the mono inputs, which offers improved noise rejection compared to a single-ended input amplifier. Because a differential input amplifier amplifies the difference between the two input signals, any component common to both signals is cancelled. An additional benefit of the differential input structure is the possible elimination of the DC input blocking capacitors. Since the DC component is common to both inputs, and thus cancelled by the amplifier, the LM49153 can be used without input coupling capacitors when configured with a differential input signal.

#### **INPUT MIXER/MULTIPLEXER**

The LM49153 includes a comprehensive mixer multiplexer controlled through the I<sup>2</sup>C interface. The mixer/multiplexer allows any input combination to appear on any output of LM49153. Multiple input paths can be selected simultaneously. Under these conditions, the selected inputs are mixed together and output on the selected channel. *Table 5* (MODE CONTROL) shows how the input signals are mixed together for each possible input selection.

#### SHUTDOWN FUNCTION

The LM49153 features the following shutdown controls: Bit B4 (GAMP\_ON) of the SHUTDOWN CONTROL register controls the gain amplifiers. When GAMP\_SD = 1, it disables the gain amplifiers that are not in use. For example, in Modes 1, 4 and 5, the Mono inputs are in use, so the Left and Right input gain amplifiers are disabled, causing the  $I_{DD}$  to be minimized. Bit B0 (PWR\_ON) of the SHUTDOWN CONTROL register is the global shutdown control for the entire device. Set PWR\_ON = 0 for normal operation. PWR\_ON = 1 overrides any other shutdown control bit.

#### **CLASS D AMPLIFIER**

he LM49153 features a mono class D audio power amplifier with a filterless modulation scheme that reduces external component count, conserving board space and reducing system cost. With no signal applied, the outputs (LSOUT+ and LSOUT-) switch between VDD and GND with 50% duty cycle, in phase, causing the two outputs to cancel. This cancellation results in no net voltage across the speaker, thus there is no current to the load in the idle state.

With an input signal applied, the duty cycle (pulse width) of the class D output changes. For increasing output voltage, the duty cycle of LSOUT+ increases, while the duty cycle of LSOUT- decreases. For decreasing output voltages, the converse occurs. The difference between the two pulse widths yields the differential output voltage.

#### **ENHANCED EMISSION SUPPRESSION (E<sup>2</sup>S)**

The LM49153 class D amplifier features National's patentpending E<sup>2</sup>S system that reduces EMI, while maintaining high quality audio reproduction and efficiency. The E<sup>2</sup>S system features selectable spread spectrum and advanced edge rate control (ERC). The LM49153 class D ERC greatly reduces the high frequency components of the output square waves by controlling the output rise and fall times, slowing the transitions to reduces RF emissions, while maximizing THD+N and efficiency performance.

#### SPREAD SPECTRUM

The selectable spread spectrum mode minimizes the need for output filters, ferrite beads or chokes. In spread spectrum mode, the switching frequency varies randomly by 30% about

a 300kHz center frequency, reducing the wideband spectral content, improving EMI emission radiated by the speaker and associated cables and traces. Where a fixed frequency class D exhibits large amounts of spectral energy at multiples of the switching frequency, the spread spectrum architecture spreads that energy over a larger bandwidth. The cycle-to-cycle variation of the switching period does not affect the audio reproduction, efficiency, or PSRR. Set bit B0 (SS\_EN) of the SS CONTROL register to 1 to enable spread spectrum mode.

#### **GROUND REFERENCE HEADPHONE AMPLIFIER**

The LM49153 features a low noise inverting charge pump that generates an internal negative supply voltage. This allows the headphone outputs to be biased about GND instead of a nominal DC voltage, like traditional headphone amplifiers. Because there is no DC component, the large DC blocking capacitors (typically 220µF) are not necessary. The coupling capacitors are replaced by two small ceramic charge pump capacitors, saving board space and cost. Eliminating the output coupling capacitors also improves low frequency response. In traditional headphone amplifiers, the headphone impedance and the output capacitor from a high-pass filter that not only blocks the DC component of the output, but also attenuates low frequencies, impacting the bass response. Because the LM49153 does not require the output coupling capacitors, the low frequency response of the device is not degraded by external components. In addition to eliminating the output coupling capacitors, the ground referenced output nearly doubles the available dynamic range of the LM49153 headphone amplifiers when compared to a traditional headphone amplifier operating from the same supply voltage.

#### EARPIECE (EP) BYPASS

When B4 of MODE\_CONTROL register is set to 1, earpiece amplifier is enabled and differential inputs are passed down to speaker outputs. This in turn disables the class D amplifier.

#### **AUTOMATIC LIMITER CONTROL (ALC)**

When enabled, the ALC continuously monitors and adjusts the gain of the loudspeaker amplifier signal path if necessary. The ALC serves two functions: voltage limiter/speaker protection and output clip prevention (No-Clip) with three clip controls levels. The voltage limiter/speaker protection prevents an output overload condition by maintaining the loudspeaker output signal below a preset amplitude (See voltage Limiter section). The No Clip feature monitors the output signal and maintains audio quality by preventing the loudspeaker output from exceeding the amplifier's headroom (see No Clip/ Output Clip Control section). The voltage limiter thresholds, clip control levels, attack and release times are configured through the I<sup>2</sup>C interface.

#### **VOLTAGE LIMITER**

The voltage limiter function of the ALC monitors and prevents the audio signal from exceeding the voltage limit threshold (). The voltage limit threshold ( $V_{TH(VLIM)}$ ) is set by bits B2:B0 in the Voltage Limit Threshold Register (see *Table 6*). Although the ALC reduces the gain of the speaker path to maintain the audio signal below the voltage limit threshold, it is still possible to overdrive the speaker output in which case loudspeaker output will exceed the voltage limit threshold and cause clipping on the output, and speaker damage is possible. Please see the ALC Headroom section for further details.



FIGURE 4. Voltage Limit Output Level

#### NO CLIP/OUTPUT CLIP CONTROL

The LM49153 No Clip circuitry detects when the loudspeaker output is near clipping and reduces the signal gain to prevent output clipping and preserve audio quality (*Figure 5*). Al-



though the ALC reduces the gain of the speaker path to prevent output clipping, it is still possible to overdrive the speaker output. Please see the ALC Headroom section for further details.



30121077



The LM49153 also features an output clip control that allows a certain amount of clipping at the output in order to increase the loudspeaker output power. The clip level is set by B2:B0 in the No Clip Control Register (see *Table 7*). The clip control works by allowing the output to enter clipping before the ALC turns on and maintains the output level. The clip control has

three levels: low, medium, and high. The low and high clip level control settings give the lowest distortion and highest distortion respectively on the output (see *SHUTDOWN FUNCTION*). The actual output level of the device will depend upon the supply voltage, and the output power will depend upon the load impedance. LM49153



FIGURE 6. Clip Control Levels

#### **ALC HEADROOM**

When either voltage limiter or no clip is enabled, it is still possible to drive LM49153 into clipping by overdriving the input volume stage of the signal path beyond its output dynamic range. In this case, clipping occurs at the input volume stage, and although ALC is active, the gain reduction will have no effect on the output clipping. The maximum input that can safely pass through the input volume stage can be calculated by following formula: So in the case of 0 dB volume gain, audio input has to be less than  $V_{DD}$  for both voltage limiter or No clip settings.

When voltage limiter is enabled, ALC can reach its max attenuation for lower voltage limit levels as shown in the Figure 8. Typically, after the ALC started working, with 6dB of audio input change ALC is well within its regulation. Voltage limiter Input headroom can be increased by switching to the LS\_GAIN to 18dB in the Gain Control Register (see *Table*  $\beta$ ).





FIGURE 8. No Clip Function  $V_{DD} = 3.3V$ ,  $R_L = 8\Omega+30\mu H$   $f_{IN} = 1kHz$ , LS\_GAIN = 0 Gray, Yellow = THD+N vs Input Voltage

#### **RELEASE TIME**

When No Clip is enabled, class D speaker output reduces when it's about to enter clipping region and power stay constant as long as  $V_{IN}$  is less than  $V_{DD}$  for 0dB volume gain (see *Figure 8*). For example, in the case of  $V_{DD} = 3.3V$ , there is a 6dB of headroom for the change in input. Please see the ALC typical performance curves for additional plots relating to different supply voltages and LS\_GAIN settings for specific application parameters.

#### ATTACK TIME

Attack time ( $t_{ATK}$ ) is the time it takes for the gain to be reduced by 6dB (LS\_GAIN = 0) once the audio signal exceeds the ALC threshold. Fast attack times allow the ALC to react quickly and prevent transients such as symbol crashes from being distorted. However, fast attack times can lead to volume pumping, where the gain reduction and release becomes noticeable, as the ALC cycles quickly. Slower attack times cause the ALC to ignore the fast transients, and instead act upon longer, louder passages. Selecting an attack time that is too slow can lead to increased distortion in the case of the No Clip function, and possible output overload conditions in the case of the Voltage limiter. The attack time is set by a combination of the value of C<sub>SET</sub> and the attack time coefficient as given by equation (2):

$$t_{ATK} = 20k\Omega C_{SET} / \alpha_{ATK}$$
(2)

Where  $\alpha_{ATK}$  is the attack time coefficient (*Table 13*) set by bits B4:B3 in the Voltage Limit Control Register (see *Table 6*). The attack time coefficient allows the user to set a nominal attack time. The internal 20k $\Omega$  resistor is subject to temperature change, and it has tolerance between -11% to +20%.

TABLE 13. Attack Time Coefficient

B5	B4	α <sub>ΑΤΚ</sub>
0	0	2.667
0	1	2
1	0	1.333
1	1	1

Release time ( $t_{RL}$ ) is the time it takes for the gain to return from 6dB (LS\_GAIN = 0) to its normal level once the audio signal returns below the ALC threshold. A fast release time allows the ALC to react quickly to transients, preserving the original dynamics of the audio source. However, similar to a fast attack time, a fast release time contributes to volume pumping. A slow release time reduces the effect of volume pumping. The release time is set by a combination of the value of  $C_{SFT}$  and release time coefficient as given by equation (3):

$$t_{RL} = 20M\Omega C_{SET} / \alpha_{RL} \quad (s) \tag{3}$$

where  $\alpha_{RL}$  is the release time coefficient (Table 11) set by bits B4:B3 in the No Clip Control Register. The release time coefficient allows the user to set a nominal release time. The internal 20M $\Omega$  is subject to temperature change, and it has tolerance between -11% to +20%.

**TABLE 14. Release Time Coefficient** 

B5	B4	α <sub>RL</sub>
0	0	2
0	1	2.5
1	0	3
1	1	5

#### **PROPER SELECTION OF EXTERNAL COMPONENTS**

#### ALC Timing (C<sub>SET</sub>) Capacitor Selection

The recommended range value of  $C_{\text{SET}}$  is between .01µF to 1µF. Lowering the value below .01µF can increase the attack time but LM49153 ALC ability to regulate its output can be disrupted and approaches the hard limiter circuit. This in turn increases the THD+N and audio quality will be severely affected.

#### **Charge Pump Capacitor Selection**

Use low ESR ceramic capacitors (less than 100m  $\!\Omega\!)$  for optimum performance.

#### **Charge Pump Flying Capacitor (C1)**

The flying capacitor (C1) affects the load regulation and output impedance of the charge pump. A C1 value that is too low results in a loss of current drive, leading to a loss of amplifier headroom. A higher valued C1 improves load regulation and lowers charge pump output impedance to an extent. Above  $2.2\mu$ F, the R<sub>DS(ON)</sub> of the charge pump switches and the ESR of C1 and C2 dominate the output impedance. A lower value capacitor can be used in systems with low maximum output power requirements.

#### Charge Pump Hold Capacitor (C2)

The value and ESR of the hold capacitor (C2) directly affects the ripple on  $\text{CPV}_{SS}$ . Increasing the value of C2 reduces output ripple. Decreasing the ESR of C2 reduces both output ripple and charge pump output impedance. A lower value capacitor can be used in systems with low maximum output power requirements.

#### **Input Capacitor Selection**

Input capacitors may be required for some applications, or when the audio source is single-ended. Input capacitors block the DC component of the audio signal, eliminating any conflict between the DC component of the audio source and the bias voltage of the LM49153. The input capacitors create a high-pass filter with the input resistors  $R_{IN}$ . The -3dB point of the high-pass filter is found using Equation (1) below.

$$\mathbf{f} = \mathbf{1} / 2\mathbf{T}\mathbf{R}_{\mathsf{IN}}\mathbf{C}_{\mathsf{IN}} \quad (\mathsf{Hz}) \tag{4}$$

Where the value of  ${\rm R}_{\rm IN}$  is given in the Electrical Characteristics Table.

High-pass filtering the audio signal helps protect the speakers. When the LM49153 is using a single-ended source, power supply noise on the ground is seen as an input signal. Setting the high-pass filter point above the power supply noise frequencies, 217Hz in a GSM phone, for example, filters out the noise such that it is not amplified and heard on the output. Capacitors with a tolerance of 10% or better are recommended for impedance matching and improved CMRR and PSRR.

#### **DEMO BOARD GUIDELINES**

#### Introduction

The LM49153 demoboard is shown in Figure TBD. Quick Start Guide:

1. Connect the one end of the USB cable to the PC that will be used to control the demo board and the other end to J1 of the LM49153 demo board.

2. Install the LM49153 I<sup>2</sup>C interface software.

3. Apply 2.7V to 5.5V to the header labeled  $V_{\text{DD}}$  and apply a ground connection to the header labeled GND above C5.

4. Apply 1.7V to 2.0V to the header labeled  $HPV_{DD}$  and apply a ground connection to the header labeled GND7.

5. Apply a mono differential signal or two single-ended signal to headers labeled INM-/INR1 and INM+/INL1. Then, apply a single-ended signal to headers labeled INL2 and INR2.

6. A) For class D speaker output, connect a speaker or load (> =  $4\Omega$ ) to LSOUT- and LSOUT+ header pins (a low pass filter may be required for measurements).

B) For headphone output, connect either through headphone output jack or HPR and HPL header pins.

7. Run the LM49153 I<sup>2</sup>C interface software, select desired mode, set 0dB volume gain, and Power on options from the GUI.

#### **Board Features**

The LM49153 demonstration board has all of the necessary connections, using 100mil headers, to apply the power supply voltage and the audio input signals. The Class D amplifier's output is available on 100mil headers. The Class AB headphone's amplified audio signal is available on both a stereo headphone jack and 100 mil headers. The input and output of the earpiece analog switch are also available on 100mil headers. On-board I<sup>2</sup>C signal generation microcontroller allows for a convenient connection via USB jack.

CONTECTIONS	Co	nn	oct	ione	
			ECL		2

Headers/Jumpers Description	Function/Use		
V <sub>DD</sub> and GND	Power supply connection. Connect an external power supply's positive voltage source to $V_{DD}$ and the supply's ground source to GND header pins respectively.		
$\mathrm{HPV}_{\mathrm{DD}}$ and GND7	Headphone power supply connection. Connect an external power supply's positive voltage source to HPV <sub>DD</sub> and the supply's ground source to GND7 header pins respectively.		
INM+/INL1 and INM-/INR1	These header pins provide a connection to a mono differential or stereo left and right single-ended input.		
INL2 and INR2	These header pins provide a connection to stereo left and right single-ended input.		
EP+ and EP-	These header pins provide a connection to the input of the earpiece bypass switch.		
LSOUT- and LSOUT+	These header pins provide a connection to Class D loudspeaker outputs. Apply a load greater than $4\Omega$ . A low pass filter may be required for measurements.		
HPL and HPR	These header pins provide a connection to headphone outputs. Apply a load greater than 16 $\Omega$ .		
J1	J1 provides a USB connection to control the LM49153.		
JU1	Stereo headphone jack		

#### **Power Supply Sequencing**

The LM49153 uses two power supply voltages, V<sub>DD</sub> for the Class D and HPV<sub>DD</sub> for the Headphones. If using two separate power supplies, apply V<sub>DD</sub> first before applying HPV<sub>DD</sub> to ensure proper operation.

#### I<sup>2</sup>C Interface GUI Software

The LM49153 demo board has the I<sup>2</sup>C signal generation microcontroller integrated and will generate the address byte and the data byte when used with the LM49153 GUI software (see *Figure 9*).



30121091

3) The LM49153 Control Software installation will begin.

#### FIGURE 9. GUI Software

#### **Software Installation Instructions**

1) Unzip the LM49153 setup.zip file to a specified folder.

2) Run "LM49153 setup.msi" from the specified folder. If prompted to install Microsoft framework 2.0, please proceed to do so, internet connection may be required)

# **Bill Of Materials**

Item	Ref Designator	Part Description	Manufacturer	Part Number	Value	Footprint	Qtv
1	PCB		National	551600453-001 RovA	Value	1.00101111	1
2	U1		National	I M49153TM			
3	U2	C8051F320	Silicon Labs	C8051F320		LQFP-32	
4	U3	L P5900	National	L P5900TL -1.8		uSMD-4	1
5	U4	LP38691-ADJ	National	LP38691SD-ADJ		LLP-6	<u> </u>
6	C1. C4. C6. C7. C13	Ceramic Capacitor	Panasonic	ECJ-1VB1A225K	2.2uF	603	7
7	C5	Tantalum capacitor	AVX	TPSB106K016R0800	10uF	B Case	1
8	C9, C10	Ceramic Capacitor	Taiyo Yuden	EMK316B7105KF-T	1uF	1206	2
9	C11, C12	Ceramic Capacitor	Panasonic	ECJ-3VB1C224K	0.22uF	1206	2
10	C14, C15	Ceramic Capacitor	Taiyo Yuden	JMK107BJ106MA-T	10uF	603	2
11	C16, C17	Ceramic Capacitor	Kemet	C0603C474K4RACTU	0.47uF	603	2
12	C3, C18, C20	Ceramic Capacitor	Kemet	C0603C104J3RACTU	0.1uF	603	2
13	C2, C8, C19, C21	Ceramic Capacitor	Taiyo Yuden	LMK107BJ475KA-T	4.7uF	603	2
14	J1	Mini USB B Type	Hirose	UX60-MB-5ST			1
15	JU1	5-pole Headphone Jack	Switch Craft	35RAPC4BH3			1
16	L1, L2	FERRITE	Murata	BLM21PG300SN1D	FERRITE CHIP 30 OHM 3000MA 0805	805	2
17	R1, R2	0603 Resistor	Panasonic	ERJ-3EKF10R0V	10ohm	603	2
18	R4, R5, R8, R9	0603 Resistor	Vishay/Dale			603	4
19	R6	0603 Resistor	Vishay/Dale			603	1
20	R7	0603 Resistor	Vishay/Dale			603	1
21	EP+, EP-, EPOUT+, EPOUT-, GND, GND1, GND2, GND3, GND4, GND5, GND6, GND7, GND8, HPL, HPR, HPVDD, INL2, INM+/INL1, INM-/ INR1, INR2, VDD, LSOUT+, LSOUT-, JU3	2–pin 100 mil Jumper	AMP	87220–2			24
22	JU2, JU4, JU5	CONN HEADR BRKWAY. 10003POS STR	TYCO	9–146285–0–03			
23	R3						



## **Demo Board Layout**



**Top Layer** 



Layer 2





**Top Silkscreen** 



Layer 3



LM49153

# **Revision History**

Rev	Date	Description
1.0	12/02/10	Initial WEB released.
1.01	12/08/10	Text edits.
1.02	03/31/11	Changed the Typical value on Xtalk from 68 to 78 (EC table).
1.03	04/01/11	Changed the Typical value on Xtalk from 78 to 80 (EC table).



# Notes

LM49153

# Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic	
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com