TEXAS
INSTRUMENTS

## MCF8315A Sensorless Field Oriented Control (FOC) Integrated FET BLDC Driver

## 1 Features

- Three-phase BLDC motor driver with integrated sensorless motor control algorithm
- Code-free Field Oriented Control (FOC)
- Analog, PWM and freq. based speed input modes: available only when MCF8315A is configured as a standby device (DEV_MODE = 0b)
- $I^{2} C$ based speed input mode: available in both sleep (DEV_MODE = 1b) and standby devices (DEV_MODE = 0b).
- Offline motor parameters measurement with Motor Parameter Extraction Tool (MPET)
- 5-point configurable speed profile support
- Windmilling support through forward resynchronization and reverse drive
- Anti-voltage surge (AVS) protection
- Improved acoustic performance with automatic dead time compensation
- 4.5- to $35-\mathrm{V}$ operating voltage (40-V abs max)
- High output current capability: 4-A peak
- Low MOSFET on-state resistance
$-R_{\mathrm{DS}(\mathrm{ON})}(\mathrm{HS}+\mathrm{LS})$ at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}: 240-\mathrm{m} \Omega$ (typ.)
- Low power sleep mode: Refer Table 7-6
- 5- $\mu \mathrm{A}$ (maximum) at $\mathrm{V}_{\mathrm{VM}}=24-\mathrm{V}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Speed loop accuracy: $3 \%$ with internal clock and 1\% with external clock reference
- Supports up to $75-\mathrm{kHz}$ PWM frequency for low inductance motor support
- Does not require external current sense resistors; uses built-in current sensing
- Built-in 3.3-V, 20-mA LDO regulator
- Built-in 3.3-V/5-V, 170-mA buck regulator
- Dedicated DRVOFF pin to disable (Hi-Z) outputs
- Spread spectrum and slew rate for EMI mitigation
- Suite of integrated protection features
- Supply under voltage lockout (UVLO)
- Supply over voltage protection (OVP)
- Motor lock detection (5 different types)
- Over current protection (OCP)
- Thermal warning and shutdown (OTW/TSD)
- Fault condition indication pin (nFAULT)
- Optional fault diagnostics over $\mathrm{I}^{2} \mathrm{C}$ interface


## 2 Applications

- Brushless-DC (BLDC) Motor Modules
- Residential and Living Fans
- Air Purifiers and Humidifier Fans
- Washer and Dishwashers Pumps
- Automotive Fan and Blowers
- CPAP Machines


## 3 Description

The MCF8315A provides a single-chip, code-free sensorless FOC solution for customers driving speedcontrolled 12- to $24-\mathrm{V}$ brushless-DC motors (BLDC) or Permanent Magnet Synchronous motor (PMSM) up to 4-A peak current. The MCF8315A integrates three $1 / 2$-bridges with $40-\mathrm{V}$ absolute maximum capability and a low $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of $240 \mathrm{~m} \Omega$ (high-side + low-side FETs). MCF8315A integrates power management circuits including an voltage-adjustable buck regulator ( 3.3 V / $5 \mathrm{~V}, 170-\mathrm{mA}$ ) and LDO ( $3.3 \mathrm{~V} / 20 \mathrm{~mA}$ ) that can be used to power external circuits.
The FOC algorithm configuration can be stored in non-volatile EEPROM, which allows the device to operate stand-alone once it has been configured. The device receives a speed command through a PWM input, analog voltage, variable frequency square wave or $\mathrm{I}^{2} \mathrm{C}$ command. There are a large number of protection features integrated into the MCF8315A, intended to protect the device, motor, and system against fault events.

## Note

Tl recommends adding a $200-\mathrm{ms}$ delay after device power-up or wake-up from sleep state before giving a speed command.

Device Information ${ }^{(1)}$

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
| :--- | :--- | :---: |
| MCF8315A1V | VQFN (40) | $7.00 \mathrm{~mm} \times 5.00 \mathrm{~mm}$ |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Documentation for reference:

- Refer MCF8315A tuning guide
- Refer to the MCF8315A EVM GUI


Simplified Schematic

## Table of Contents

1 Features ..... 1
7.6 EEPROM access and $\mathrm{I}^{2} \mathrm{C}$ interface ..... 74
2 Applications ..... 1
3 Description .....
4 Revision History ..... 2
5 Pin Configuration and Functions ..... 3
6 Specifications ..... 5
6.1 Absolute Maximum Ratings ..... 5
6.2 ESD Ratings ..... 5
6.3 Recommended Operating Conditions. ..... 5
6.4 Thermal Information ..... 6
6.5 Electrical Characteristics ..... 6
6.6 Characteristics of the SDA and SCL bus for Standard and Fast mode ..... 11
6.7 Typical Characteristics ..... 13
7 Detailed Description ..... 14
7.1 Overview. ..... 14
7.2 Functional Block Diagram. ..... 15
7.3 Feature Description. ..... 16
7.4 Device Functional Modes ..... 71
7.7 EEPROM (Non-Volatile) Register Map ..... 80
7.8 RAM (Volatile) Register Map. ..... 132
8 Application and Implementation. ..... 190
8.1 Application Information ..... 190
8.2 Typical Applications. ..... 190
9 Power Supply Recommendations ..... 197
9.1 Bulk Capacitance ..... 197
10 Layout ..... 198
10.1 Layout Guidelines ..... 198
10.2 Layout Example ..... 199
10.3 Thermal Considerations. ..... 200
11 Device and Documentation Support ..... 201
11.1 Support Resources. ..... 201
11.2 Trademarks ..... 201
11.3 Electrostatic Discharge Caution ..... 201
11.4 Glossary. ..... 201
12 Mechanical, Packaging, and Orderable
Information ..... 201
7.5 External Interface. ..... 71
$\qquad$

## 5 Pin Configuration and Functions



Figure 5-1. MCF8315A, 40-Pin VQFN With Exposed Thermal Pad, Top View
Table 5-1. Pin Functions

| PIN | 40-pin Package | TYPE ${ }^{(1)}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | MCF8315A |  |  |
| AGND | 26 | GND | Device analog ground. Refer Layout Guidelines for connection recommendation. |
| ALARM | 39 | 0 | Alarm signal: push-pull output. Pulled logic high during fault condition, if enabled. If ALARM pin is not used, leave it floating. |
| AVDD | 27 | PWR O | 3.3-V internal regulator output. Connect a X5R or X7R, 1- $\mu \mathrm{F}, 6.3-\mathrm{V}$ ceramic capacitor between the AVDD and AGND pins. This regulator can source up to 20 mA for external circuits. |
| BRAKE | 35 | I | High $\rightarrow$ Brake the motor <br> Low $\rightarrow$ Normal motor operation <br> If BRAKE pin is not used, connect to AGND directly. <br> If BRAKE pin is used to brake the motor, use an external $100-\mathrm{k} \Omega$ pull-down resistor (to AGND). |
| CP | 8 | PWR | Charge pump output. Connect a X5R or X7R, 1- $\mu \mathrm{F}, 16-\mathrm{V}$ ceramic capacitor between the CP and VM pins. |
| CPH | 7 | PWR | Charge pump switching node. Connect a X5R or X7R, 47-nF, ceramic capacitor between the CPH and CPL pins. TI recommends a capacitor voltage rating at least twice the normal operating voltage of the device. |
| CPL | 6 | PWR |  |
| DACOUT1 | 36 | 0 | DAC output DACOUT1 |
| DACOUT2 | 37 | 0 | DAC output DACOUT2 |
| DACOUT2/S OX | 38 | O | Multi-purpose pin: <br> DAC output when configured as DACOUT2 CSA output when configured as SOX |

Table 5-1. Pin Functions (continued)

| PIN | 40-pin Package | TYPE ${ }^{(1)}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | MCF8315A |  |  |
| DGND | 2 | GND | Device digital ground. Refer Layout Guidelines for connection recommendation. |
| DIR | 34 | 1 | Direction of motor spinning; <br> When low, phase driving sequence is OUT A $\rightarrow$ OUT C $\rightarrow$ OUT B <br> When high, phase driving sequence is OUT $A \rightarrow$ OUT $B \rightarrow$ OUT C <br> If DIR pin is not used, connect to AGND or AVDD directly (depending on phase driving sequence needed). <br> If DIR pin is used for changing motor spin direction, use an external $100-\mathrm{k} \Omega$ pull-down resistor (to AGND). |
| DRVOFF | 21 | 1 | Coast (Hi-Z) all six MOSFETs when DRVOFF is high. |
| DVDD | 1 | PWR | $1.5-\mathrm{V}$ internal regulator output. Connect a X5R or X7R, $2.2-\mu \mathrm{F}, 6.3-\mathrm{V}$ ceramic capacitor between the DVDD and DGND pins. |
| EXT_CLK | 33 | I | External clock reference input in external clock reference mode. |
| EXT_WD | 32 | 1 | External watchdog input. |
| FB_BK | 3 | PWR I/O | Feedback for buck regulator output control. Connect to buck regulator output after the inductor/resistor. |
| FG | 29 | 0 | Motor speed indicator : open-drain output; requires an external pull-up resistor to $1.8-\mathrm{V}$ to 5.0-V. |
| GND_BK | 4 | GND | Buck regulator ground. Refer Layout Guidelines for connection recommendation. |
| NC | 22, 23, 24, 25 | - | No connection. Leave these pins floating. |
| nFAULT | 40 | 0 | Fault indicator. Pulled logic-low with fault condition; Open-drain output requires an external pull-up resistor to 1.8 V to 5.0 V . |
| OUTA | 13, 14 | PWR O | Half-bridge output A |
| OUTB | 16, 17 | PWR O | Half-bridge output B |
| OUTC | 19, 20 | PWR O | Half-bridge output C |
| PGND | 12, 15, 18 | GND | Device power ground. Refer Layout Guidelines for connection recommendation. |
| SCL | 31 | 1 | $1^{2} \mathrm{C}$ clock input |
| SDA | 30 | 1/0 | $1^{2} \mathrm{C}$ data line |
| SPEED/ WAKE | 28 | 1 | Device speed input; supports analog, PWM or frequency based speed input. The speed pin input can be configured through SPEED_MODE. |
| SW_BK | 5 | PWR | Buck switch node. Connect this pin to an inductor or resistor. |
| VM | 9, 10, 11 | PWR I | Device and motor power supply. Connect to motor supply voltage; bypass to PGND with one $0.1-\mu \mathrm{F}$ capacitor plus one bulk capacitor. TI recommends a capacitor voltage rating at least twice the normal operating voltage of the device. |
| Thermal pad |  | GND | Must be connected to AGND. |

(1) I = input, $\mathrm{O}=$ output, $\mathrm{GND}=$ ground, $\mathrm{PWR}=$ power, $\mathrm{NC}=$ no connect

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) ${ }^{(1)}$

|  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: |
| Power supply pin voltage (VM) | -0.3 | 40 | V |
| Voltage difference between ground pins (GND_BK, DGND, PGND, AGND) | -0.3 | 0.3 | V |
| Charge pump voltage (CPH, CP) | -0.3 | $\mathrm{V}_{\mathrm{VM}}+6$ | V |
| Charge pump negative switching pin voltage (CPL) | -0.3 | $\mathrm{V}_{\mathrm{VM}}+0.3$ | V |
| Switching node pin voltage (SW_BK) | -0.3 | $\mathrm{V}_{\mathrm{VM}}+0.3$ | V |
| Analog regulators pin voltage (AVDD) | -0.3 | 4 | V |
| Analog regulators pin voltage (DVDD) | -0.3 | 1.7 | V |
| Logic pin input voltage (BRAKE, DRVOFF, DIR, EXT_CLK, EXT_WD, SCL, SDA, SPEED) | -0.3 | 6 | V |
| Open drain pin output voltage (nFAULT, FG) | -0.3 | 6 | V |
| Output pin voltage (OUTA, OUTB, OUTC) | -1 | $\mathrm{V}_{\mathrm{VM}}+1$ | V |
| Ambient temperature, $\mathrm{T}_{\mathrm{A}}$ | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |
| Junction temperature, $\mathrm{T}_{J}$ | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage tempertaure, $\mathrm{T}_{\text {stg }}$ | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime

### 6.2 ESD Ratings

|  |  |  | VALUE | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {(ESD) }}$ | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ${ }^{(1)}$ | $\pm 2000$ | V |
|  |  | Charged device model (CDM), per JEDEC specification JS-002 ${ }^{((2))}$ | $\pm 750$ |  |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

|  |  |  | MIN | NOM |
| :--- | :--- | :--- | ---: | ---: |
| $\mathrm{V}_{\text {VM }}$ | Power supply voltage | $\mathrm{V}_{\text {VM }}$ | 4.5 | 24 |
| $\mathrm{I}_{\text {OUT }}{ }^{(1)}$ | Peak output winding current | OUTA, OUTB, OUTC | 35 | UNIT |
| $\mathrm{V}_{\text {IN_LOGIC }}$ | Logic input voltage | BRAKE, DRVOFF, DIR, EXT_CLK, <br> EXT_WD, SPEED, SDA, SCL | 4 | A |
| $\mathrm{~V}_{\text {OD }}$ | Open drain pullup voltage | nFAULT, FG | -0.1 | 5.5 |
| $\mathrm{I}_{\mathrm{OD}}$ | Open drain output current capability | nFAULT, FG | V |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature |  | -0.1 | 5.5 |
| $\mathrm{~T}_{J}$ | Operating junction temperature |  | -40 | V |

(1) Power dissipation and thermal limits must be observed

### 6.4 Thermal Information

| THERMAL METRIC ${ }^{(1)}$ |  | $\begin{gathered} \text { MCF8315A } \\ \hline \text { RGF (VQFN) } \\ \hline 40 \text { Pins } \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  |  |  |  |
| $\mathrm{R}_{\text {өJA }}$ | Junction-to-ambient thermal resistance | 28 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(top) }}$ | Junction-to-case (top) thermal resistance | 16.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJB }}$ | Junction-to-board thermal resistance | 8.9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{\text {JT }}$ | Junction-to-top characterization parameter | 1.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{\text {JB }}$ | Junction-to-board characterization parameter | 8.9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(bot) }}$ | Junction-to-case (bottom) thermal resistance | 3.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.5 Electrical Characteristics

$\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{VM}}=4.5$ to 35 V (unless otherwise noted). Typical limits apply for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{VM}}=24 \mathrm{~V}$

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLIES |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{VMQ}}$ | VM sleep mode current | $\mathrm{V}_{\mathrm{VM}}>6 \mathrm{~V}, \mathrm{~V}_{\text {SPEED }}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 3 | 5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {SPEED }}=0, \mathrm{~T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  | 3.5 | 7 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{VMS}}$ | VM standby mode current | $\mathrm{V}_{\mathrm{VM}} \geq 12 \mathrm{~V}$, Standby Mode, DRVOFF = High, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{L}_{\mathrm{BK}}=47 \mathrm{uH}, \mathrm{C}_{\mathrm{BK}}=22$ $\mu \mathrm{F}$ |  | 8 | 16 | mA |
|  |  | $\mathrm{V}_{\mathrm{VM}}>6 \mathrm{~V}$, Standby Mode, DRVOFF $=$ High, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{BK}}=22 \Omega, \mathrm{C}_{\mathrm{BK}}=22$ $\mu \mathrm{F}$ |  | 25 | 29 | mA |
|  |  | $\mathrm{V}_{\mathrm{VM}} \geq 12 \mathrm{~V}$, Standby Mode, DRVOFF = High, $\mathrm{L}_{\mathrm{BK}}=47 \mathrm{uH}, \mathrm{C}_{\mathrm{BK}}=22 \mu \mathrm{~F}$ |  | 8 | 16.5 | mA |
|  |  | $\mathrm{V}_{\mathrm{VM}}>6 \mathrm{~V}$, Standby Mode DRVOFF $=$ High, $\mathrm{R}_{\mathrm{BK}}=22 \Omega, \mathrm{C}_{\mathrm{BK}}=22 \mu \mathrm{~F}$ |  | 25 | 29 | mA |
| $\mathrm{IVM}_{\text {M }}$ | VM operating mode current | $\mathrm{V}_{\mathrm{VM}}>6 \mathrm{~V}, \mathrm{~V}_{\text {SPEED }}>\mathrm{V}_{\text {EX_SL }}$, <br> PWM_FREQ_OUT $=0011 \mathrm{~b}(25 \mathrm{kHz})$, <br> $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{L}_{\mathrm{BK}}=47 \mathrm{uH}, \mathrm{C}_{\mathrm{BK}}=22 \mu \mathrm{~F}$, <br> No Motor Connected |  | 11 | 18 | mA |
|  |  | $\begin{aligned} & \mathrm{V}_{\text {VM }}>6 \mathrm{~V}, \mathrm{~V}_{\text {SPEED }}>\mathrm{V}_{\text {EX_SL }} \\ & \text { PWM_FREQ_OUT }=00 \overline{1} 1 \mathrm{~b}(25 \mathrm{kHz}), \\ & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{BK}}=22 \Omega, \mathrm{C}_{\mathrm{BK}}=22 \mu \mathrm{~F}, \end{aligned}$ <br> No Motor Connected |  | 27 | 30.5 | mA |
|  |  | $\mathrm{V}_{\mathrm{VM}}>6 \mathrm{~V}, \mathrm{~V}_{\text {SPEED }}>\mathrm{V}_{\text {EX }} \mathrm{SL},$ <br> PWM_FREQ_OUT $=0011 \mathrm{~b}(25 \mathrm{kHz})$, $L_{B K}=47 u H, C_{B K}=22 \mu \mathrm{~F}$, No Motor Connected |  | 11 | 17 | mA |
|  |  | $\mathrm{V}_{\mathrm{VM}}>6 \mathrm{~V}, \mathrm{~V}_{\text {SPEED }}>\mathrm{V}_{\text {EX_SL }}$, PWM_FREQ_OUT $=0011 \mathrm{~b}(25 \mathrm{kHz})$, $R_{B K}=22 \Omega, C_{B K}=22 \mu \mathrm{~F}$, No Motor Connected |  | 28 | 30.5 | mA |
| $\mathrm{V}_{\text {AVDD }}$ | Analog regulator voltage | $0 \mathrm{~mA} \leq \mathrm{I}_{\text {AVDD }} \leq 20 \mathrm{~mA}$ | 3.125 | 3.3 | 3.465 | V |
| $\mathrm{I}_{\text {AVDD }}$ | External analog regulator load |  |  |  | 20 | mA |
| $V_{\text {DVDD }}$ | Digital regulator voltage |  | 1.4 | 1.55 | 1.65 | V |
| $\mathrm{V}_{\mathrm{VCP}}$ | Charge pump regulator voltage | VCP with respect to VM | 4.0 | 4.7 | 5.5 | V |


| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BUCK REGULATOR |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{BK}}$ | Buck regulator average voltage$\left(\mathrm{L}_{\mathrm{BK}}=47 \mu \mathrm{H}, \mathrm{C}_{\mathrm{BK}}=22 \mu \mathrm{~F}\right)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{VM}}>6 \mathrm{~V}, 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{BK}} \leq 170 \mathrm{~mA}, \\ & \text { BUCK_SEL }=00 \mathrm{~b} \end{aligned}$ | 3.1 | 3.3 | 3.5 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{VM}}>6 \mathrm{~V}, 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{BK}} \leq 170 \mathrm{~mA}, \\ & \text { BUCK_SEL }=01 \mathrm{~b} \end{aligned}$ | 4.6 | 5.0 | 5.4 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{VM}}>6 \mathrm{~V}, 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{BK}} \leq 170 \mathrm{~mA}, \\ & \mathrm{BUCK} \text { _SEL }=10 \mathrm{~b} \end{aligned}$ | 3.7 | 4.0 | 4.3 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{VM}}>6.7 \mathrm{~V}, 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{BK}} \leq 170 \mathrm{~mA}, \\ & \text { BUCK_SEL }=11 \mathrm{~b} \end{aligned}$ | 5.2 | 5.7 | 6.2 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{VM}}<6.0 \mathrm{~V} \text { (BUCK_SEL }=00 \mathrm{~b}, 01 \mathrm{~b}, \\ & 10 \mathrm{~b}, 11 \mathrm{~b}), 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{BK}} \leq 170 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{VM}}- \\ \mathrm{I}_{\mathrm{BK}}{ }^{*}\left(\mathrm{R}_{\mathrm{LBK}}\right. \\ +2)^{(1)} \end{gathered}$ |  |  | V |
| $V_{B K}$ | Buck regulator average voltage $\left(\mathrm{L}_{\mathrm{BK}}=22 \mu \mathrm{H}, \mathrm{C}_{\mathrm{BK}}=22 \mu \mathrm{~F}\right)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{VM}}>6 \mathrm{~V}, 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{BK}} \leq 20 \mathrm{~mA}, \\ & \text { BUCK_SEL }=00 \mathrm{~b} \end{aligned}$ | 3.1 | 3.3 | 3.5 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{VM}}>6 \mathrm{~V}, 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{BK}} \leq 20 \mathrm{~mA}, \\ & \text { BUCK_SEL }=01 \mathrm{~b} \end{aligned}$ | 4.6 | 5.0 | 5.4 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{VM}}>6 \mathrm{~V}, 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{BK}} \leq 20 \mathrm{~mA}, \\ & \text { BUCK_SEL }=10 \mathrm{~b} \end{aligned}$ | 3.7 | 4.0 | 4.3 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{VM}}>6.7 \mathrm{~V}, 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{BK}} \leq 20 \mathrm{~mA}, \\ & \text { BUCK_SEL }=11 \mathrm{~b} \end{aligned}$ | 5.2 | 5.7 | 6.2 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{VM}}<6.0 \mathrm{~V} \text { (BUCK_SEL }=00 \mathrm{~b}, 01 \mathrm{~b}, \\ & 10 \mathrm{~b}, 11 \mathrm{~b}), 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{BK}} \leq 20 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} V_{\mathrm{VM}} \\ \mathrm{I}_{\mathrm{BK}}{ }^{*}\left(\mathrm{R}_{\mathrm{LBK}}\right. \\ +2)^{(1)} \end{gathered}$ |  |  | V |
| $V_{B K}$ | Buck regulator average voltage$\left(\mathrm{R}_{\mathrm{BK}}=22 \Omega, \mathrm{C}_{\mathrm{BK}}=22 \mu \mathrm{~F}\right)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{VM}}>6 \mathrm{~V}, 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{BK}} \leq 10 \mathrm{~mA}, \\ & \text { BUCK_SEL }=00 \mathrm{~b} \end{aligned}$ | 3.1 | 3.3 | 3.5 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{VM}}>6 \mathrm{~V}, 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{BK}} \leq 10 \mathrm{~mA}, \\ & \text { BUCK_SEL }=01 \mathrm{~b} \end{aligned}$ | 4.6 | 5.0 | 5.4 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{VM}}>6 \mathrm{~V}, 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{BK}} \leq 10 \mathrm{~mA}, \\ & \text { BUCK_SEL }=10 \mathrm{~b} \end{aligned}$ | 3.7 | 4.0 | 4.3 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{VM}}>6.7 \mathrm{~V}, 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{BK}} \leq 10 \mathrm{~mA}, \\ & \text { BUCK_SEL }=11 \mathrm{~b} \end{aligned}$ | 5.2 | 5.7 | 6.2 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{VM}}<6.0 \mathrm{~V} \text { (BUCK_SEL }=00 \mathrm{~b}, 01 \mathrm{~b}, \\ & 10 \mathrm{~b}, 11 \mathrm{~b}), 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{BK}} \leq 10 \mathrm{~mA} \end{aligned}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{VM}} \\ *\left(\mathrm{R}_{\mathrm{BK}}\right. \\ +2) \end{gathered}$ |  | V |
| V ${ }_{\text {BK_RIP }}$ | Buck regulator ripple voltage | $\mathrm{V}_{\mathrm{VM}}>6 \mathrm{~V}, 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{BK}} \leq 170 \mathrm{~mA}$, Buck regulator with inductor, $\mathrm{L}_{\mathrm{BK}}=47 \mathrm{uH}, \mathrm{C}_{\mathrm{BK}}$ $=22 \mu \mathrm{~F}$ | -100 |  | 100 | mV |
|  |  | $\mathrm{V}_{\mathrm{VM}}>6 \mathrm{~V}, 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{BK}} \leq 20 \mathrm{~mA}$, Buck regulator with inductor, $\mathrm{L}_{\mathrm{BK}}=22 \mathrm{uH}, \mathrm{C}_{\mathrm{BK}}$ $=22 \mu \mathrm{~F}$ | -100 |  | 100 | mV |
|  |  | $\mathrm{V}_{\mathrm{VM}}>6 \mathrm{~V}, 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{BK}} \leq 10 \mathrm{~mA}$, Buck regulator with resistor; $R_{B K}=22 \Omega, C_{B K}$ $=22 \mu \mathrm{~F}$ | -100 |  | 100 | mV |
| $\mathrm{I}_{\mathrm{BK}}$ | External buck regulator load | $\begin{aligned} & \mathrm{L}_{\mathrm{BK}}=47 \mathrm{uH}, \mathrm{C}_{\mathrm{BK}}=22 \mu \mathrm{~F}, \\ & \text { BUCK_PS_DIS }=1 \mathrm{~b} \end{aligned}$ |  |  | 170 | mA |
|  |  | $\mathrm{L}_{\mathrm{BK}}=47 \mathrm{uH}, \mathrm{C}_{\mathrm{BK}}=22 \mu \mathrm{~F} \text {, }$ BUCK_PS_DIS $=0 \mathrm{~b}$ |  |  | $170-$ <br> $\mathrm{I}_{\text {AVDD }}$ | mA |
|  |  | $\begin{aligned} & \mathrm{L}_{\mathrm{BK}}=22 \mathrm{uH}, \mathrm{C}_{\mathrm{BK}}=22 \mu \mathrm{~F}, \\ & \text { BUCK_PS_DIS }^{2}=1 \mathrm{~b} \end{aligned}$ |  |  | 20 | mA |
|  |  | $\begin{aligned} & \mathrm{L}_{\mathrm{BK}}=22 \mathrm{uH}, \mathrm{C}_{\mathrm{BK}}=22 \mu \mathrm{~F}, \\ & \text { BUCK_PS_DIS }=0 \mathrm{~b} \end{aligned}$ |  |  | $\begin{gathered} 20- \\ \mathrm{I}_{\mathrm{AVDD}} \end{gathered}$ | mA |
|  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{BK}}=22 \Omega, \mathrm{C}_{\mathrm{BK}}=22 \mu \mathrm{~F}, \\ & \text { BUCK_PS_DIS }=1 \mathrm{~b} \end{aligned}$ |  |  | 10 | mA |
|  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{BK}}=22 \Omega, \mathrm{C}_{\mathrm{BK}}=22 \mu \mathrm{~F}, \\ & \text { BUCK_PS_DIS }=0 \mathrm{~b} \end{aligned}$ |  |  | $\begin{gathered} 10- \\ \mathrm{I}_{\mathrm{AVDD}} \end{gathered}$ | mA |

MCF8315A
SLLSFP6A - DECEMBER 2022 - REVISED APRIL 2023

| $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{VM}}=4.5$ to 35 V (unless otherwise noted). Typical limits apply for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{VM}}=24 \mathrm{~V}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| $\mathrm{f}_{\text {SW_BK }}$ | Buck regulator switching frequency | Regulation Mode | 20 |  | 535 | kHz |
|  |  | Linear Mode | 20 |  | 535 | kHz |
| VBK_UV | Buck regulator undervoltage lockout | $\mathrm{V}_{\mathrm{BK}}$ rising, BUCK_SEL $=00 \mathrm{~b}$ | 2.7 | 2.8 | 2.95 | V |
|  |  | $\mathrm{V}_{\text {BK }}$ falling, BUCK_SEL $=00 \mathrm{~b}$ | 2.5 | 2.6 | 2.7 | V |
|  |  | $\mathrm{V}_{\mathrm{BK}}$ rising, BUCK_SEL $=01 \mathrm{~b}$ | 4.3 | 4.4 | 4.55 | V |
|  |  | $\mathrm{V}_{\text {BK }}$ falling, BUCK_SEL $=01 \mathrm{~b}$ | 4.1 | 4.2 | 4.36 | V |
|  |  | $\mathrm{V}_{\mathrm{BK}}$ rising, BUCK_SEL $=10 \mathrm{~b}$ | 2.7 | 2.8 | 2.95 | V |
|  |  | $\mathrm{V}_{\text {BK }}$ falling, BUCK_SEL $=10 \mathrm{~b}$ | 2.5 | 2.6 | 2.7 | V |
|  |  | $\mathrm{V}_{\mathrm{BK}}$ rising, BUCK _SEL $=11 \mathrm{~b}$ | 4.3 | 4.4 | 4.55 | V |
|  |  | $\mathrm{V}_{\text {BK }}$ falling, BUCK_SEL $=11 \mathrm{~b}$ | 4.1 | 4.2 | 4.36 | V |
| V BK_UV_HYS | Buck regulator undervoltage lockout hysteresis | Rising to falling threshold, BUCK_SEL = 00b | 90 | 200 | 400 | mV |
|  |  | Rising to falling threshold, BUCK_SEL = 01b | 90 | 200 | 400 | mV |
|  |  | Rising to falling threshold, BUCK_SEL = 10b | 90 | 200 | 400 | mV |
|  |  | Rising to falling threshold, BUCK_SEL $=11 \mathrm{~b}$ | 90 | 200 | 400 | mV |
| $\mathrm{I}_{\mathrm{BK}}$ _CL | Buck regulator current limit threshold | BUCK_CL = 0b | 360 | 600 | 910 | mA |
|  |  | BUCK_CL = 1b | 80 | 150 | 250 | mA |
| $\mathrm{I}_{\mathrm{BK}} \mathrm{OCP}$ | Buck regulator over current protection trip point |  | 2 | 3 | 4 | A |
| tBK_RETRY | Over current protection retry time |  | 0.7 | 1 | 1.3 | ms |
| DRIVER OUTPUTS |  |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ | Total MOSFET on resistance (High-side + Low-side) | $\mathrm{V}_{\mathrm{VM}}>6 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=1 \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 240 | 260 | $m \Omega$ |
|  |  | $\mathrm{V}_{\mathrm{VM}}<6 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=1 \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 250 | 270 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{V}_{\mathrm{VM}}>6 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=1 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}}=150{ }^{\circ} \mathrm{C}$ |  | 360 | 400 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{V}_{\mathrm{VM}}<6 \mathrm{~V}$, I I $\mathrm{OUT}=1 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}}=150{ }^{\circ} \mathrm{C}$ |  | 370 | 415 | $\mathrm{m} \Omega$ |
| SR | Phase pin slew rate switching low to high (Rising from 20 \% to $80 \%$ ) | $\mathrm{V}_{\mathrm{VM}}=24 \mathrm{~V}, \mathrm{SLEW}$ _RATE $=00 \mathrm{~b}$ | 13 | 25 | 45 | $\mathrm{V} / \mu \mathrm{s}$ |
|  |  | $\mathrm{V}_{\mathrm{VM}}=24 \mathrm{~V}$, SLEW_RATE $=01 \mathrm{~b}$ | 30 | 50 | 80 | $\mathrm{V} / \mathrm{\mu s}$ |
|  |  | $\mathrm{V}_{\mathrm{VM}}=24 \mathrm{~V}$, SLEW_RATE $=10 \mathrm{~b}$ | 80 | 125 | 185 | $\mathrm{V} / \mu \mathrm{s}$ |
|  |  | $\mathrm{V}_{\mathrm{VM}}=24 \mathrm{~V}$, SLEW_RATE $=11 \mathrm{~b}$ | 130 | 200 | 280 | $\mathrm{V} / \mu \mathrm{s}$ |
| SR | Phase pin slew rate switching high to low (Falling from 80 \% to 20 \%) | $\mathrm{V}_{\mathrm{VM}}=24 \mathrm{~V}$, SLEW_RATE $=00 \mathrm{~b}$ | 14 | 25 | 45 | $\mathrm{V} / \mu \mathrm{s}$ |
|  |  | $\mathrm{V}_{\mathrm{VM}}=24 \mathrm{~V}$, SLEW_RATE $=01 \mathrm{~b}$ | 30 | 50 | 80 | $\mathrm{V} / \mu \mathrm{s}$ |
|  |  | $\mathrm{V}_{\mathrm{VM}}=24 \mathrm{~V}$, SLEW_RATE $=10 \mathrm{~b}$ | 80 | 125 | 185 | $\mathrm{V} / \mu \mathrm{s}$ |
|  |  | $\mathrm{V}_{\mathrm{VM}}=24 \mathrm{~V}$, SLEW_RATE $=11 \mathrm{~b}$ | 110 | 200 | 280 | $\mathrm{V} / \mathrm{\mu s}$ |
| $t_{\text {DEAD }}$ | Output dead time (high to low / low to high) | $\mathrm{V}_{\mathrm{VM}}=24 \mathrm{~V}, \mathrm{SR}=25 \mathrm{~V} / \mu \mathrm{s}$ |  | 1800 | 3000 | ns |
|  |  | $\mathrm{V}_{\mathrm{Vm}}=24 \mathrm{~V}, \mathrm{SR}=50 \mathrm{~V} / \mu \mathrm{s}$ |  | 1100 | 1400 | ns |
|  |  | $\mathrm{V}_{\mathrm{VM}}=24 \mathrm{~V}, \mathrm{SR}=125 \mathrm{~V} / \mu \mathrm{s}$ |  | 650 | 850 | ns |
|  |  | $\mathrm{V}_{\mathrm{VM}}=24 \mathrm{~V}, \mathrm{SR}=200 \mathrm{~V} / \mu \mathrm{s}$ |  | 500 | 550 | ns |
| SPEED INPUT - PWM MODE |  |  |  |  |  |  |
| $f_{\text {PWM }}$ | PWM input frequency |  | 0.01 |  | 100 | kHz |


| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Res}_{\text {pwm }}$ | PWM input resolution | $\mathrm{f}_{\text {PWM }}=0.01$ to 0.35 kHz | 11 | 12 | 13 | bits |
|  |  | $\mathrm{f}_{\text {PWM }}=0.35$ to 2 kHz | 11 | 13 | 14 | bits |
|  |  | $\mathrm{f}_{\text {PWM }}=2$ to 3.5 kHz | 11 | 11.5 | 12 | bits |
|  |  | $\mathrm{fPWM}=3.5$ to 7 kHz | 12 | 13 | 13.5 | bits |
|  |  | $\mathrm{f}_{\text {PWM }}=7$ to 14 kHz | 11 | 12 | 12.5 | bits |
|  |  | $\mathrm{f}_{\text {PWM }}=14$ to 29.2 kHz | 10 | 11.5 | 12 | bits |
|  |  | $\mathrm{f}_{\text {PWM }}=29.3$ to 60 kHz | 9 | 10.5 | 11 | bits |
|  |  | $\mathrm{f}_{\text {PWM }}=60$ to 100 kHz | 8 | 9 | 10 | bits |
| SPEED INPUT - ANALOG MODE |  |  |  |  |  |  |
| $\mathrm{V}_{\text {ANA_FS }}$ | Analog full-speed voltage |  | 2.95 | 3 | 3.05 | V |
| $\mathrm{V}_{\text {ANA_RES }}$ | Analog voltage resolution |  |  | 732 |  | $\mu \mathrm{V}$ |
| SPEED INPUT - FREQUENCY MODE |  |  |  |  |  |  |
| $f_{\text {PWM_FREQ }}$ | PWM input frequency range | Duty cycle $=50 \%$ | 3 |  | 32767 | Hz |
| SLEEP MODE |  |  |  |  |  |  |
| $\mathrm{t}_{\text {DET_PWM }}$ | Time needed to detect wake up signal on SPEED pin | $\begin{aligned} & \text { SPEED_MODE }=11 \mathrm{~b}\left(\mathrm{I}^{2} \mathrm{C}\right. \\ & \text { mode }), \mathrm{V}_{\text {SPEED }}>\mathrm{V}_{\mathrm{IH}} \end{aligned}$ | 0.5 | 1 | 1.5 | $\mu \mathrm{s}$ |
| STANDBY MODE |  |  |  |  |  |  |
| $\begin{aligned} & \text { tEX_SB_DR_A } \\ & \text { NA } \end{aligned}$ | Time taken to drive motor after exiting standby mode, analog mode | SPEED_MODE $=00 \mathrm{~b}$ (analog mode), $\bar{V}_{\text {SPEED }}>\mathrm{V}_{\text {EX_SB }}$, ISD detection disabled |  |  | 6 | ms |
| $\begin{aligned} & \text { tex_SB_DR_P } \\ & \text { wM } \\ & \hline \end{aligned}$ | Time taken to drive motor after exiting standby mode, PWM mode | SPEED_MODE = 01b (PWM mode) $\mathrm{V}_{\text {SPEED }}>\mathrm{V}_{\mathrm{IH}}$, ISD detection disabled |  |  | 6 | ms |
| tet_SB_ANA | Time needed to detect standby mode, analog mode | SPEED_MODE $=00 \mathrm{~b}$ (analog mode), $\mathrm{V}_{\text {SPEED }}<\mathrm{V}_{\text {EN_SB }}$ | 0.5 | 1 | 2 | ms |
| tot_Sb_PWM | Time needed to detect standby command, PWM/Freq mode | SPEED_MODE = 01b (PWM mode) or SPEED_MODE = 11b (Freq mode), $\mathrm{V}_{\text {SPEED }}<\mathrm{V}_{\text {IL }}$, SLEEP_ENTRY_TIME $=$ 00b | 0.035 | 0.05 | 0.065 | ms |
|  |  | SPEED_MODE = 01b (PWM mode) or SPEED_MODE = 11b (Freq mode), $\mathrm{V}_{\text {SPEED }}<\mathrm{V}_{\text {IL }}$, SLEEP_ENTRY_TIME $=$ 01b | 0.14 | 0.2 | 0.26 | ms |
|  |  | SPEED_MODE $=01 \mathrm{~b}$ (PWM mode) or SPEED_MODE = 11b (Freq mode), $\mathrm{V}_{\text {SPEED }}<\mathrm{V}_{\text {IL }}$, SLEEP_ENTRY_TIME $=$ 10b | 14 | 20 | 26 | ms |
|  |  | SPEED_MODE = 01b (PWM mode) or SPEED_MODE = 11b (Freq mode), $\mathrm{V}_{\text {SPEED }}<\overline{\mathrm{V}}_{\text {IL }}$, SLEEP_ENTRY_TIME $=$ 11b | 140 | 200 | 260 | ms |
| tet_Sb_DIG | Time needed to detect standby mode, $1^{2} \mathrm{C}$ mode | $\begin{aligned} & \text { SPEED_MODE }=10 \mathrm{~b}\left(\mathrm{I}^{2} \mathrm{C} \text { mode }\right) \text {, } \\ & \text { DIGITAL_SPEED_CTRL }=0 \mathrm{~b} \end{aligned}$ |  | 1 | 2 | ms |
| $\mathrm{t}_{\text {En_sb }}$ | Time needed to stop driving motor after detecting standby command | All speed input modes |  | 1 | 2 | ms |

LOGIC-LEVEL INPUTS (BRAKE, DIR, EXT_CLK, EXT_WD, SPEED)

| $\mathrm{V}_{\mathrm{IL}}$ | Input logic low voltage | AVDD $=3$ to 3.6 V | $0.25^{*} \mathrm{AV}$ <br> DD | V |  |
| :--- | :--- | :--- | ---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input logic high voltage | AVDD $=3$ to 3.6 V | $0.65^{*} \mathrm{AV}$ <br> DD | V |  |
| $\mathrm{V}_{\mathrm{HYS}}$ | Input hysteresis |  | 50 | 500 | 800 |
| $\mathrm{I}_{\mathrm{IL}}$ | Input logic low current | $\mathrm{AVDD}=3$ to 3.6 V | -0.15 | 0.15 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Input logic high current | AVDD $=3$ to 3.6 V | -0.3 | 0 | $\mu \mathrm{~A}$ |


| PARAMETER |  | TEST CONDITIONS | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {PD_SPEED }}$ | Input pulldown resistance | SPEED pin To GND | 0.6 | $1 \quad 1.4$ | $\mathrm{M} \Omega$ |
| OPEN-DRAIN OUTPUTS (nFAULT, FG) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output logic low voltage | $\mathrm{l}_{\mathrm{OD}}=-5 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{l}_{\mathrm{OZ}}$ | Output logic high current | $\mathrm{V}_{O D}=3.3 \mathrm{~V}$ | 0 | 0.5 | $\mu \mathrm{A}$ |
| $1^{2} \mathrm{C}$ Serial Interface |  |  |  |  |  |
| V ${ }_{\text {I2C_L }}$ | Input logic low voltage |  | -0.5 | 0.3*AVD ${ }^{\text {D }}$ | V |
| V ${ }_{\text {I2C_H }}$ | Input logic high voltage |  | $\begin{array}{r} 0.7 * A V D \\ D \end{array}$ | 5.5 | V |
| VI2C_HYS | Hysteresis |  | $\begin{array}{r} 0.05 * \mathrm{AV} \\ \mathrm{DD} \end{array}$ |  | V |
| V ${ }_{\text {I2C_OL }}$ | Output logic low voltage | Open-drain at 2mA sink current | 0 | 0.4 | V |
| I ${ }_{12 \mathrm{C} \text { _OL }}$ | Output logic low current | $\mathrm{V}_{12 \mathrm{C}} \mathrm{OL}=0.6 \mathrm{~V}$ |  | 6 | mA |
| II2C_IL | Input current on SDA and SCL |  | $-10^{(2)}$ | $10^{(2)}$ | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | Capacitance for SDA and SCL |  |  | 10 | pF |
| $\mathrm{t}_{\text {of }}$ | Output fall time from $\mathrm{V}_{12 \mathrm{C}, \mathrm{H}}(\mathrm{min})$ to $V_{\text {12C_L }}(\max )$ | Standard Mode |  | $250{ }^{(3)}$ | ns |
|  |  | Fast Mode |  | 250 ${ }^{(3)}$ | ns |
| $\mathrm{t}_{\mathrm{SP}}$ | Pulse width of spikes that must be suppressed by the input filter | Fast Mode | 0 | $50^{(4)}$ | ns |
| OSCILLATOR |  |  |  |  |  |
| foscref | External clock reference | EXT_CLK_CONFIG $=000 \mathrm{~b}$ |  | 8 | kHz |
|  |  | EXT_CLK_CONFIG $=001 \mathrm{~b}$ |  | 16 | kHz |
|  |  | EXT_CLK_CONFIG $=010 \mathrm{~b}$ |  | 32 | kHz |
|  |  | EXT_CLK_CONFIG $=011 \mathrm{~b}$ |  | 64 | kHz |
|  |  | EXT_CLK_CONFIG $=100 \mathrm{~b}$ |  | 128 | kHz |
|  |  | EXT_CLK_CONFIG $=101 \mathrm{~b}$ |  | 256 | kHz |
|  |  | EXT_CLK_CONFIG $=110 \mathrm{~b}$ |  | 512 | kHz |
|  |  | EXT_CLK_CONFIG = 111b |  | 1024 | kHz |
| EEPROM |  |  |  |  |  |
| EE ${ }_{\text {Prog }}$ | Programming voltage |  | 1.35 | 1.51 .65 | V |
| $E E_{\text {RET }}$ | Retention | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 100 | Years |
|  |  | $\mathrm{T}_{\mathrm{J}}=-40$ to $150{ }^{\circ} \mathrm{C}$ | 10 |  | Years |
| EEEND | Endurance | $\mathrm{T}_{\mathrm{J}}=-40$ to $150{ }^{\circ} \mathrm{C}$ | 1000 |  | Cycles |
|  |  | $\mathrm{T}_{J}=-40$ to $85{ }^{\circ} \mathrm{C}$ | 20000 |  | Cycles |
| PROTECTION CIRCUITS |  |  |  |  |  |
| V ${ }_{\text {UVLO }}$ | Supply under voltage lockout (UVLO) | VM rising | 4.3 | $4.4 \quad 4.51$ | V |
|  |  | VM falling | 4.1 | 4.24 .3 | V |
| VUVLO_HYS | Supply under voltage lockout hysteresis | Rising to falling threshold | 110 | 200350 | mV |
| tuvLo | Supply under voltage deglitch time |  | 3 | $5 \quad 7$ | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\text {OVP }}$ | Supply over voltage protection (OVP) threshold | Supply rising, OVP_EN = 1, OVP_SEL = 0 | 32.5 | $34 \quad 35$ | V |
|  |  | Supply falling, OVP_EN = 1, OVP_SEL = 0 | 31.8 | $33 \quad 34.3$ | V |
|  |  | Supply rising, OVP_EN = 1, OVP_SEL = 1 | 20 | $22 \quad 23$ | V |
|  |  | Supply falling, OVP_EN = 1, OVP_SEL = 1 | 19 | $21 \quad 22$ | V |

MCF8315A
www.ti.com

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vovp_HYs | Supply over voltage protection hysteresis | Rising to falling threshold, OVP_SEL = 1 | 0.9 | 1 | 1.1 | V |
|  |  | Rising to falling threshold, OVP_SEL $=0$ | 0.7 | 0.8 | 0.9 | V |
| tovp | Supply over voltage deglitch time |  | 2.5 | 5 | 7 | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\text {cPuV }}$ | Charge pump under voltage lockout (above VM) | Supply rising | 2.25 | 2.5 | 2.75 | V |
|  |  | Supply falling | 2.2 | 2.4 | 2.6 | V |
| $\mathrm{V}_{\text {CPUV_HYS }}$ | Charge pump UVLO hysteresis | Rising to falling threshold | 65 | 100 | 150 | mV |
| VAVDD_UV | Analog regulator (AVDD) under voltage lockout | Supply rising | 2.7 | 2.85 | 3 | V |
|  |  | Supply falling | 2.5 | 2.65 | 2.8 | V |
| $\mathrm{V}_{\text {AVDD }}$ UV_HYS | Analog regulator under voltage lockout hysteresis | Rising to falling threshold | 180 | 200 | 240 | mV |
| locp | Over current protection trip point | OCP_LVL = 0b | 5.5 | 9 | 12 | A |
|  |  | OCP_LVL = 1b | 9 | 13 | 18 | A |
| $\mathrm{t}_{\mathrm{OCP}}$ | Over current protection deglitch time | OCP_DEG = 00b | 0.02 | 0.2 | 0.4 | $\mu \mathrm{s}$ |
|  |  | OCP_DEG = 01b | 0.2 | 0.6 | 1.2 | $\mu \mathrm{s}$ |
|  |  | OCP_DEG = 10b | 0.5 | 1.2 | 1.8 | $\mu \mathrm{s}$ |
|  |  | OCP_DEG = 11b | 0.9 | 1.6 | 2.5 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {RETRY }}$ | Over current protection retry time | OCP_RETRY = 0 | 4 | 5 | 6 | ms |
|  |  | OCP_RETRY = 1 | 425 | 500 | 575 | ms |
| T ${ }_{\text {Otw }}$ | Thermal warning temperature | Die temperature ( $\mathrm{T}_{\mathrm{J}}$ ) | 135 | 145 | 155 | ${ }^{\circ} \mathrm{C}$ |
| Totw_HYS | Thermal warning hysteresis | Die temperature ( $\mathrm{T}_{\mathrm{J}}$ ) | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |
| T ${ }_{\text {TSD_BUCK }}$ | Thermal shutdown temperature (Buck) | Die temperature ( $\mathrm{T}_{\mathrm{J}}$ ) | 170 | 180 | 190 | ${ }^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \mathrm{T}_{\text {TSD_BUCK_ }} \\ & \text { HYS } \end{aligned}$ | Thermal shutdown hysteresis (Buck) | Die temperature ( $\mathrm{T}_{\mathrm{J}}$ ) | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {TSD }}$ | Thermal shutdown temperature (FET) | Die temperature ( $\mathrm{T}_{\mathrm{J}}$ ) | 165 | 175 | 185 | ${ }^{\circ} \mathrm{C}$ |
| TTSD_HYS | Thermal shutdown hysteresis (FET) | Die temperature ( $\mathrm{T}_{\mathrm{J}}$ ) | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |

(1) $R_{\text {LBK }}$ is resistance of inductor $L_{B K}$.
(2) If AVDD is switched off, I/O pins must not obstruct the SDA and SCL lines.
(3) The maximum tf for the SDA and SCL bus lines ( 300 ns ) is longer than the specified maximum tof for the output stages ( 250 ns ). This allows series protection resistors (Rs) to be connected between the SDA/SCL pins and the SDA/SCL bus lines without exceeding the maximum specified tf.
(4) Input filters on the SDA and SCL inputs suppress noise spikes of less than 50 ns .

### 6.6 Characteristics of the SDA and SCL bus for Standard and Fast mode

over operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | NOM MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Standard-mode |  |  |  |  |  |
| $\mathrm{f}_{\text {SCL }}$ | SCL clock frequency |  | 0 | 100 | kHz |
| $\mathrm{thD}_{\text {_ }}$ STA | Hold time (repeated) START condition | After this period, the first clock pulse is generated | 4 |  | $\mu \mathrm{s}$ |
| tıow | LOW period of the SCL clock |  | 4.7 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | HIGH period of the SCL clock |  | 4 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU_STA }}$ | Set-up time for a repeated START condition |  | 4.7 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD_DAT }}$ | Data hold time ${ }^{(2)}$ | I2C bus devices | $0{ }^{(3)}$ | (4) | $\mu \mathrm{s}$ |
| tsu_DAT | Data set-up time |  | 250 |  | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Rise time for both SDA and SCL signals |  |  | 1000 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | $\underset{(6){ }_{(7)}(8)}{\text { Fall time of both SDA and SCL signals }{ }^{(3)}}$ |  |  | 300 | ns |

MCF8315A
over operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | NOM MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SU_Sto }}$ | Set-up time for STOP condition |  | 4 |  | $\mu \mathrm{s}$ |
| $t_{\text {BUF }}$ | Bus free time between STOP and START condition |  | 4.7 |  | $\mu \mathrm{s}$ |
| $\mathrm{C}_{\mathrm{b}}$ | Capacitive load for each bus line ${ }^{(9)}$ |  |  | 400 | pF |
| $\mathrm{t}_{\mathrm{VD} \text { _DAT }}$ | Data valid time ${ }^{(10)}$ |  |  | $3.45{ }^{(4)}$ | $\mu \mathrm{s}$ |
| $t_{\text {VD_ACK }}$ | Data valid acknowledge time ${ }^{(11)}$ |  |  | $3.45{ }^{(4)}$ | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\mathrm{nL}}$ | Noise margin at the LOW level | For each connected device (including hysteresis) | $\begin{array}{r} 0.1^{*} \mathrm{AVD} \\ \mathrm{D} \end{array}$ |  | V |
| $V_{\text {nh }}$ | Noise margin at the HIGHlevel | For each connected device (including hysteresis) | $\begin{array}{r} 0.2^{*} \mathrm{AVD} \\ \mathrm{D} \end{array}$ |  | V |
| Fast-mode |  |  |  |  |  |
| $\mathrm{f}_{\text {SCL }}$ | SCL clock frequency |  | 0 | 400 | KHz |
| $\mathrm{tHD}_{\text {_ }}$ STA | Hold time (repeated) START condition | After this period, the first clock pulse is generated | 0.6 |  | $\mu \mathrm{s}$ |
| t Low | LOW period of the SCL clock |  | 1.3 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | HIGH period of the SCL clock |  | 0.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU_STA }}$ | Set-up time for a repeated START condition |  | 0.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{HD} \text { _ }}$ DAT | Data hold time ${ }^{(2)}$ |  | $0{ }^{(3)}$ | (4) | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU_DAT }}$ | Data set-up time |  | $100{ }^{(5)}$ |  | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Rise time for both SDA and SCL signals |  | 20 | 300 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall time of both SDA and SCL signals ${ }^{(3)}$ (6) (7) (8) |  | 20 x <br> (AVDD/ <br> 5.5 V ) | 300 | ns |
| $\mathrm{t}_{\text {SU_STO }}$ | Set-up time for STOP condition |  | 0.6 |  | $\mu \mathrm{s}$ |
| $t_{\text {BUF }}$ | Bus free time between STOP and START condition |  | 1.3 |  | $\mu \mathrm{s}$ |
| $\mathrm{C}_{\mathrm{b}}$ | Capacitive load for each bus line ${ }^{(9)}$ |  |  | 400 | pF |
| $\mathrm{t}_{\mathrm{VD} \text { _DAT }}$ | Data valid time ${ }^{(10)}$ |  |  | $0.9{ }^{(4)}$ | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{VD} \text { _ACK }}$ | Data valid acknowledge time ${ }^{(11)}$ |  |  | $0.9{ }^{(4)}$ | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\mathrm{nL}}$ | Noise margin at the LOW level | For each connected device (including hysteresis) | $\begin{array}{r} 0.1^{*} \mathrm{AVD} \\ \mathrm{D} \end{array}$ |  | V |
| $\mathrm{V}_{\mathrm{nh}}$ | Noise margin at the HIGHlevel | For each connected device (including hysteresis) | $\begin{array}{r} 0.2^{*} \mathrm{AVD} \\ \mathrm{D} \end{array}$ |  | V |

(1) All values referred to $\mathrm{V}_{\mathrm{IH}(\text { min })}\left(0.3 \mathrm{~V}_{\mathrm{DD}}\right)$ and $\mathrm{V}_{\mathrm{IL}(\text { max })}$ levels
(2) $t_{\text {HD_DAT }}$ is the data hold time that is measured from the falling edge of SCL, applies to data in transmission and the acknowledge.
(3) A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the $\mathrm{V}_{\mathrm{IH}(\text { min })}$ of the SCL signal) to bridge the undefined region of the falling edge of SCL.
(4) The maximum thD_DAT could be $3.45 \mu \mathrm{~s}$ and $.9 \mu \mathrm{~s}$ for Standard-mode and Fast-mode, but must be less than the maximum of tvD_DAT or $t_{V D \_A C K}$ by a transition time. This maximum must only be met if the device does not stretch the LOW period ( $\mathrm{t}_{\text {Low }}$ ) of the SCL signal. If the clock stretched the SCL, the data must be valid by the set-up time before it releases the clock.
(5) A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement tsu_DAT 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $\mathrm{t}_{\text {r(max) }}+\mathrm{t}_{\text {SU_DAT }}=1000+250=1250 \mathrm{~ns}$ (according to the Standard-mode I2C-bus specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.
(6) If mixed with HS-mode devices, faster fall times according to Table 10 are allowed.
(7) The maximum $t_{f}$ for the SDA and SCL bus lines is specified at 300 ns . The maximum fall time for the SDA output stage $t_{f}$ is specified at 250 ns . This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified $\mathrm{t}_{\mathrm{f}}$.
(8) In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should allow for this when considering bus timing.
(9) The maximum bus capacitance allowable may vary from the value depending on the actual operating voltage and frequency of the application.
(10) tVD_DAT $=$ time for data signal from SCL LOW to SDA output (HIGH or LOW, depending on which one is worse).
(11) $\mathrm{t}_{\text {VD_ACK }}=$ time for Acknowledgement signal from SCL LOW to SDA output (HIGH or LOW, dependging on which one is worse).

### 6.7 Typical Characteristics




Figure 6-2. Buck regulator efficiency over supply voltage

Figure 6-1. Supply current over supply voltage


Figure 6-3. Buck regulator output voltage over load current

## 7 Detailed Description

### 7.1 Overview

The MCF8315A provides a single-chip, code-free sensorless FOC solution for customers driving speedcontrolled 12- to $24-\mathrm{V}$ brushless-DC motors requiring up to 4-A peak phase currents.

The MCF8315A integrates three $1 / 2$-bridges with $40-\mathrm{V}$ absolute maximum capability and a low $R_{D S(O N)}$ of $240-\mathrm{m} \Omega$ (high-side + low-side) to enable high power drive capability. Current is sensed using an integrated current sensing circuit which eliminates the need for external sense resistors. Power management features of an adjustable buck regulator and LDO generate the necessary voltage rails for the device and can also be used to power external circuits.
MCF8315A implements Sensorless FOC, and so an external microcontroller is not required to spin the brushless-DC motor. The algorithm is implemented in a fixed-function state machine, so no coding is needed. The algorithm is highly configurable through register settings ranging from motor start-up behavior to closed loop operation. Register settings can be stored in non-volatile EEPROM, which allows the device to operate stand-alone once it has been configured. The device receives a speed command through a PWM input, analog voltage, frequency input or $I^{2} \mathrm{C}$ command.

In-built protection features include power-supply under voltage lockout (UVLO), charge-pump under voltage lockout (CPUV), over current protection (OCP), AVDD under voltage lockout (AVDD_UV), buck regulator UVLO, motor lock detection and over temperature warning and shutdown (OTW and TSD). Fault events are indicated by the nFAULT pin with detailed fault information available in the registers.
The MCF8315A device is available in a $0.5-\mathrm{mm}$ pin pitch, VQFN surface-mount package. The VQFN package size is $7 \mathrm{~mm} \times 5 \mathrm{~mm}$ with a height of 1 mm .

### 7.2 Functional Block Diagram



Figure 7-1. MCF8315A Functional Block Diagram

### 7.3 Feature Description

### 7.3.1 Output Stage

The MCF8315A consists of integrated $240-\mathrm{m} \Omega$ (combined high-side and low-side FETs' on-state resistance) NMOS FETs connected in a three-phase bridge configuration. A doubler charge pump provides the proper gate-bias voltage to the high-side NMOS FETs across a wide operating voltage range in addition to providing $100 \%$ duty-cycle support. An internal linear regulator provides the gate-bias voltage for the low-side MOSFETs.

### 7.3.2 Device Interface

The MCF8315A supports $I^{2} \mathrm{C}$ interface to provide end application design with adequate flexibility. MCF8315A allows controlling the motor operation and system through BRAKE, DRVOFF, DIR, EXT_CLK, EXT_WD and SPEED/WAKE pins. MCF8315A also provides different signals for monitoring system variables, speed, fault and phase current feedback through FG, nFAULT and SOX pins.

### 7.3.2.1 Interface - Control and Monitoring

## Motor Control Signals

- When BRAKE pin is driven 'High', MCF8315A enters brake state. Brake state can be configured to either low side braking (see Low-Side Braking) or align brake (see Align Braking) through BRAKE_PIN_MODE. MCF8315A decreases output speed to value defined by BRAKE_SPEED_THRESHOLD before entering brake state. As long as BRAKE is driven 'High', MCF8315A stays in brake state. Brake pin input can be overwritten by configuring BRAKE_INPUT over the $\mathrm{I}^{2} \mathrm{C}$ interface.
- The DIR pin decides the direction of motor spin; when driven 'High', the sequence is OUT A $\rightarrow$ OUT B $\rightarrow$ OUT C, and when driven 'Low', the sequence is OUT A $\rightarrow$ OUT C $\rightarrow$ OUT B. DIR pin input can be overwritten by configuring DIR_INPUT over the $I^{2} \mathrm{C}$ interface.
- When DRVOFF pin is driven 'High', MCF8315A stops driving the motor by turning OFF all MOSFETs (coast state). When DRVOFF is driven 'Low', MCF8315A returns to normal state of operation, as if it was restarting the motor (see DRVOFF Functionality). DRVOFF does not cause the device to go to sleep or standby mode; the digital core is still active. Entry and exit from sleep or standby condition is controlled by SPEED pin.
- SPEED/WAKE pin is used to control motor speed and to wake up MCF8315A from sleep mode. SPEED pin can be configured to accept PWM, frequency or analog input signals. It is used to enter and exit from sleep and standby mode (see Table 7-6).


## External Oscillator and Watchdog Signals

- EXT_CLK pin can be used to provide an external clock reference (see External Clock Source).
- EXT_WD pin can be used to provide an external watchdog signal (see External Watchdog).


## Output Signals

- DACOUT1 outputs internal variable defined by address in register DACOUT1_VAR_ADDR. DACOUT1 is refreshed every PWM cycle (see DAC outputs).
- DACOUT2 outputs internal variable defined by address in register DACOUT2_VAR_ADDR. DACOUT2 is refreshed every PWM cycle (see DAC outputs).
- FG pin provides pulses which are proportional to motor speed (see FG Configuration).
- nFAULT (active low) pin provides fault status in device or motor operation.
- ALARM pin, if enabled using ALARM_PIN_EN, provides fault status in device or motor operation. When ALARM pin is enabled, report only faults are reported only on ALARM pin (as logic high) and not reported on nFAULT pin (as logic low). When ALARM pin is enabled, actionable faults are reported on ALARM pin (as logic high) as well as on nFAULT pin (as logic low). When ALARM pin is disabled, it is in Hi-Z state and all faults (actionable and report only) are reported on nFAULT as logic low. ALARM pin should be left floating when unused/disabled.
- SOX pin provides the output of one of the current sense amplifiers.


### 7.3.2.2 $I^{2} C$ Interface

The MCF8315A supports an $I^{2} \mathrm{C}$ serial communication interface that allows an external controller to send and receive data. This $I^{2} \mathrm{C}$ interface lets the external controller to configure the EEPROM and read detailed fault and
motor state information. The $I^{2} \mathrm{C}$ bus is a two-wire interface using the SCL and SDA pins which are described as follows :

- The SCL pin is the clock signal input.
- The SDA pin is the data input and output.


### 7.3.3 Step-Down Mixed-Mode Buck Regulator

The MCF8315A has an integrated mixed-mode buck regulator to supply regulated $3.3-\mathrm{V}$ or $5-\mathrm{V}$ power for an external controller or system voltage rail. Additionally, the buck output can also be configured to $4-\mathrm{V}$ or $5.7-\mathrm{V}$ for supporting the extra headroom for an external LDO for generating a $3.3-\mathrm{V}$ or $5-\mathrm{V}$ supplies. The output voltage of the buck is set by BUCK_SEL.

The buck regulator has a low quiescent current of $\sim 1-2 \mathrm{~mA}$ during light loads to prolong battery life. The device improves performance during line and load transients by implementing a pulse-frequency current-mode control scheme which requires less output capacitance and simplifies frequency compensation design.

Table 7-1. Recommended settings for Buck Regulator

| Buck Mode | Buck output voltage | Max output current from AVDD ( ${ }_{\text {AVDD_MAX }}$ ) | Max output current from Buck ( $\mathrm{I}_{\mathrm{BK}}$ _MAX) | Buck current limit | AVDD power sequencing |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Inductor - $47 \mu \mathrm{H}$ | $3.3-\mathrm{V}$ or 4-V | 20 mA | $170 \mathrm{~mA}-\mathrm{I}_{\text {AVDD }}$ | $\begin{aligned} & 600 \mathrm{~mA} \text { (BUCK_CL = } \\ & \text { Ob) } \end{aligned}$ | Not supported (BUCK_PS_DIS = 1b) |
| Inductor - $47 \mu \mathrm{H}$ | $5-\mathrm{V}$ or 5.7-V | 20 mA | $170 \mathrm{~mA}-\mathrm{I}_{\text {AVDD }}$ | $\begin{aligned} & 600 \mathrm{~mA}(\mathrm{BUCK} \text { _CL }= \\ & \text { 0b) } \end{aligned}$ | Supported <br> (BUCK_PS_DIS = 0b) |
| Inductor - $22 \mu \mathrm{H}$ | $5-\mathrm{V}$ or 5.7-V | 20 mA | 20 mA - $\mathrm{I}_{\text {AVDD }}$ | $\begin{aligned} & 150 \mathrm{~mA} \text { (BUCK_CL = } \\ & \text { 1b) } \end{aligned}$ | Not supported (BUCK_PS_DIS = 1b) |
| Inductor - $22 \mu \mathrm{H}$ | $3.3-\mathrm{V}$ or 4-V | 20 mA | $20 \mathrm{~mA}-\mathrm{I}_{\text {AVDD }}$ | $\begin{aligned} & 150 \mathrm{~mA} \text { (BUCK_CL = } \\ & \text { 1b) } \end{aligned}$ | Supported <br> (BUCK_PS_DIS = 0b) |
| Resistor - $22 \Omega$ | 5-V or 5.7-V | 20 mA | $10 \mathrm{~mA}-\mathrm{I}_{\text {AVDD }}$ | $\begin{aligned} & 150 \mathrm{~mA} \text { (BUCK_CL = } \\ & \text { 1b) } \end{aligned}$ | Not supported (BUCK_PS_DIS = 1b) |
| Resistor - $22 \Omega$ | $3.3-\mathrm{V}$ or 4-V | 20 mA | $10 \mathrm{~mA}-\mathrm{I}_{\text {AVDD }}$ | $\begin{aligned} & 150 \mathrm{~mA} \text { (BUCK_CL = } \\ & \text { 1b) } \end{aligned}$ | Supported (BUCK_PS_DIS = 0b) |

### 7.3.3.1 Buck in Inductor Mode

The buck regulator in MCF8315A is primarily designed to support low inductance of $47-\mu \mathrm{H}$ and $22-\mu \mathrm{H}$. A 47- $\mu \mathrm{H}$ inductor allows the buck regulator to operate up to $170-\mathrm{mA}$ load current support, whereas applications requiring current up to $20-\mathrm{mA}$ can use a $22-\mu \mathrm{H}$ inductor which saves component size.

Figure 7-2 shows the connection of buck regulator in inductor mode.


Figure 7-2. Buck (Inductor Mode)

### 7.3.3.2 Buck in Resistor mode

If the external load requirement is less than 10-mA, the inductor can be replaced with a resistor. In resistor mode the power is dissipated across the external resistor and the efficiency is lower than buck in inductor mode.
Figure 7-3 shows the connection of buck in resistor mode.


Figure 7-3. Buck (Resistor Mode)

### 7.3.3.3 Buck Regulator with External LDO

The buck regulator also supports the voltage requirement to supply an external LDO to generate standard 3.3-V or $5-\mathrm{V}$ output rail with higher accuracies. The buck output voltage should be configured to $4-\mathrm{V}$ or $5.7-\mathrm{V}$ to provide extra headroom to support the external LDO for generating $3.3-\mathrm{V}$ or $5-\mathrm{V}$ rail as shown in Figure $7-4$. This allows for a lower-voltage LDO design to save cost and better thermal management due to low drop-out voltage.


Figure 7-4. Buck Regulator with External LDO

### 7.3.3.4 AVDD Power Sequencing from Buck Regulator

The AVDD LDO has an option of using the power supply from mixed mode buck regulator to reduce the device power dissipation. The power sequencing mode allows on-the-fly changeover of AVDD LDO input from DC mains (VM) to buck output ( $\mathrm{V}_{\mathrm{BK}}$ ) as shown in Figure 7-5. This sequencing can be configured through the BUCK_PS_DIS bit . Power sequencing is supported only when buck output voltage is set to $5-\mathrm{V}$ or $5.7-\mathrm{V}$.


Figure 7-5. AVDD Power Sequencing from Mixed Mode Buck Regulator

### 7.3.3.5 Mixed Mode Buck Operation and Control

The buck regulator implements a pulse frequency modulation (PFM) architecture with peak current mode control. The output voltage of the buck regulator is compared with the internal reference voltage ( $\mathrm{V}_{\mathrm{BK}} \mathrm{REF}$ ) which is internally generated depending on the buck output voltage setting (BUCK_SEL) which constitutes an outer voltage control loop. Depending on the comparator output going high ( $\mathrm{V}_{\mathrm{BK}}<\mathrm{V}_{\mathrm{BK} \_ \text {REF }}$ ) or low ( $\mathrm{V}_{\mathrm{BK}}>\mathrm{V}_{\mathrm{BK} \_ \text {REF }}$ ), the high-side power FET of the buck turns on and off respectively. An independent current control loop monitors the current in high-side power FET ( $\mathrm{I}_{\mathrm{BK}}$ ) and turns off the high-side FET when the current becomes higher than the buck current limit ( $l_{B K}$ CL set by BUCK_CL) - this implements a current limit control for the buck regulator. Figure 7-6 shows the architecture of the buck and various control/protection loops.


Figure 7-6. Buck Operation and Control Loops

### 7.3.3.6 Buck Under Voltage Protection

If at any time the voltage on the FB_BK pin (buck regulator output) falls lower than the $\mathrm{V}_{\mathrm{BK}}$ _Uv threshold, both the high-side and low-side MOSFETs of the buck regulator are disabled. MCF8315A goes into reset state whenever buck UV event occurs, since the internal circuitry in MCF8315A is powered from the buck regulator output.

### 7.3.3.7 Buck Over Current Protection

The buck over current event is sensed by monitoring the current flowing through high-side MOSFET of the buck regulator. If the current through the high-side MOSFET exceeds the $I_{B K}$ ocp threshold for a time longer than the deglitch time (tocp_deg), a buck OCP event is recognized and both the high-side and low-side MOSFETs of the buck regulator are disabled. MCF8315A goes into reset state whenever buck OCP event occurs, since the internal circuitry in MCF8315A is powered from the buck regulator output.

### 7.3.4 AVDD Linear Voltage Regulator

A 3.3-V linear regulator is integrated into MCF8315A and is available for use by external circuitry. This AVDD LDO regulator is used for powering up the internal circuitry of the device and additionally, this regulator can also provide the supply voltage for a low-power MCU or other external circuitry supporting up to $20-\mathrm{mA}$. The output of the AVDD regulator should be bypassed near the AVDD pin with a X5R or X7R, 1- $\mu \mathrm{F}, 6.3-\mathrm{V}$ ceramic capacitor routed directly back to the adjacent AGND ground pin.

The AVDD nominal, no-load output voltage is $3.3-\mathrm{V}$.


Figure 7-7. AVDD Linear Regulator Block Diagram
Use Equation 1 to calculate the power dissipated in the device by the AVDD linear regulator with VM as supply (BUCK_PS_DIS = 1b)

$$
\begin{equation*}
P=\left(V_{V M}-V_{A V D D}\right) \times I_{A V D D} \tag{1}
\end{equation*}
$$

For example, at a $\mathrm{V}_{\mathrm{VM}}$ of $24-\mathrm{V}$, drawing $20-\mathrm{mA}$ out of AVDD results in a power dissipation as shown in Equation 2.

$$
\begin{equation*}
P=(24 \mathrm{~V}-3.3 \mathrm{~V}) \times 20 \mathrm{~mA}=414 \mathrm{~mW} \tag{2}
\end{equation*}
$$

Use Equation 3 to calculate the power dissipated in the device by the AVDD linear regulator with buck output as supply (BUCK_PS_DIS = Ob)

$$
\begin{equation*}
P=\left(V_{F B_{-} B K}-V_{A V D D}\right) \times I_{A V D D} \tag{3}
\end{equation*}
$$

### 7.3.5 Charge Pump

Since the output stages use N -channel FETs , the device requires a gate-drive voltage higher than the VM power supply to turn-on the high-side FETs. The MCF8315A integrates a charge-pump circuit that generates a voltage above the VM supply for this purpose.

The charge pump requires two external capacitors ( $\mathrm{C}_{\mathrm{CP}}, \mathrm{C}_{\mathrm{FLY}}$ ) for operation. See Figure 7-1 and Table 5-1 for details on these capacitors (value, connection, and so forth).


Figure 7-8. Charge Pump

### 7.3.6 Slew Rate Control

An adjustable gate-drive current control is provided for the output stage MOSFETs to achieve configurable slew rate for EMI mitigation. The MOSFET VDS slew rate is a critical factor for optimizing radiated emissions, total energy and duration of diode recovery spikes and switching voltage transients related to parasitic elements of the PCB. This slew rate is predominantly determined by the control of the internal MOSFET gate current as shown in Figure 7-9.


Figure 7-9. Slew Rate Circuit Implementation
The slew rate of each half-bridge can be adjusted through SLEW_RATE settings. Slew rate can be configured as $25-\mathrm{V} / \mu \mathrm{s}, 50-\mathrm{V} / \mu \mathrm{s}, 125-\mathrm{V} / \mu \mathrm{s}$ or $200-\mathrm{V} / \mu \mathrm{s}$. The slew rate is calculated by the rise-time and fall-time of the voltage on OUTx pin as shown in Figure 7-10.


Figure 7-10. Slew Rate Timings

### 7.3.7 Cross Conduction (Dead Time)

The device is fully protected against any cross conduction of MOSFETs - during the switching of high-side and low-side MOSFETs, MCF8315A avoids shoot-through events by inserting a dead time ( $\mathrm{t}_{\text {dead }}$ ). This is implemented by sensing the gate-source voltage (VGS) of the high-side and low-side MOSFETs and ensuring that VGS of high-side MOSFET has dropped below turn-off level before switching on the low-side MOSFET of same half-bridge (or vice-versa) as shown in Figure 7-11and Figure 7-12. The VGS of the high-side and low-side MOSFETs (VGS_HS and VGS_LS) shown in Figure 7-12 are internal signals.


Figure 7-11. Cross Conduction Protection

MCF8315A www.ti.com


Figure 7-12. Dead Time

### 7.3.8 Speed Control

The MCF8315A offers four methods of directly controlling the speed of the motor. The speed control method is configured by SPEED_MODE. The speed command can be controlled in one of the following four ways.

- PWM input on SPEED pin by varying duty cycle of input signal
- Frequency input on SPEED pin by varying frequency of input signal
- Analog input on SPEED pin by varying amplitude of input signal
- Over ${ }^{2} \mathrm{C}$ by configuring DIGITAL_SPEED_CTRL register

The speed can also be indirectly controlled by varying the supply voltage $\left(\mathrm{V}_{\mathrm{M}}\right)$.
The signal path from SPEED pin input (or $\mathrm{I}^{2} \mathrm{C}$ based speed input) to output duty cycle (DUTY_OUT) applied to FETs is shown in Figure 7-13.


Figure 7-13. Multiplexing the Speed Command

## Note

1. Analog, PWM and Frequency based speed input modes are available only when MCF8315A is configured as a standby device (DEV_MODE = Ob).
2. $I^{2} \mathrm{C}$ based speed input mode is available in both sleep (DEV_MODE $=1 \mathrm{~b}$ ) and standby devices (DEV_MODE = 0b).
3. TI recommends adding a 200 -ms delay after device power-up or wake-up from sleep mode before giving a speed command.
4. If MAX_SPEED is set to 0 , SPEED_REF is clamped to zero (irrespective of DUTY_CMD) and motor is in stopped state.

### 7.3.8.1 Analog Mode Speed Control

Analog input based speed control can be configured by setting SPEED_MODE to 00b. In this mode, the duty command (DUTY_CMD) varies with the analog voltage input on the SPEED pin (VPEED). When $0 \leq$ $\mathrm{V}_{\text {SPEED }} \leq \mathrm{V}_{\text {EN_SB }}$, DUTY_CMD is set to zero and the motor is stopped. When $\mathrm{V}_{\text {EX_SB }} \leq \mathrm{V}_{\text {SPEED }} \leq \mathrm{V}_{\text {ANA_FS }}$, DUTY_CMD varies linearly with $V_{\text {SPEED }}$ as shown in Figure 7-14. $\mathrm{V}_{\text {EX_SB }}$ and $\mathrm{V}_{\text {EN_SB }}$ are the standby entry and exit thresholds - refer Section 7.4.1.2 for more information on $\mathrm{V}_{\text {EX_SB }}$ and $\mathrm{V}_{\text {EN_SB }}$. When $\mathrm{V}_{\text {SPEED }}>\mathrm{V}_{\text {ANA_FS }}$, DUTY_CMD is clamped to $100 \%$.


Figure 7-14. Analog Mode Speed Control

### 7.3.8.2 PWM Mode Speed Control

PWM based speed control can be configured by setting SPEED_MODE to 01b. In this mode, the PWM duty cycle applied to the SPEED pin can be varied from 0 to $100 \%$ and duty command (DUTY_CMD) varies linearly with the applied PWM duty cycle. When $0 \leq$ Duty $_{\text {SPEED }} \leq$ Duty $_{\text {EN_SB }}$, DUTY_CMD is set to zero and the motor is stopped. When Duty EX_SB $\leq$ Duty $_{\text {SPEED }} \leq 100 \%$, DUTY_CMD varies linearly with Duty ${ }_{\text {SPEED }}$ as shown in Figure 7-15. Duty ${ }_{E X \text { SB }}$ and Duty ${ }_{\text {EN_SB }}$ are the standby entry and exit thresholds - refer Section 7.4.1.2 for more information on Duty EX_SB and Duty EN_SB. $^{\text {. The frequency of the PWM input signal applied to the SPEED pin is }}$ defined as $\mathrm{f}_{\text {Pwm }}$ and the range for this frequency can be configured through SPEED_RANGE_SEL.

## Note

1. $f_{\text {PWM }}$ is the frequency of the PWM signal the device can accept at SPEED pin to control motor speed. It does not correspond to the PWM output frequency that is applied to the motor phases. The PWM output frequency can be configured through PWM_FREQ_OUT (see Section 7.3.15).
2. SLEEP_ENTRY_TIME should be set longer than the off time in PWM signal $\left(\mathrm{V}_{\text {SPEED }}<\right.$ $\mathrm{V}_{\mathrm{IL}}$ ) at lowest duty input. For example, if $\mathrm{f}_{\mathrm{PWM}}$ is 10 kHz and lowest duty input is $2 \%$, SLEEP_ENTRY_TIME should be more than $98 \mu$ s to ensure there is no unintended sleep/standby entry.


Figure 7-15. PWM Mode Speed Control

### 7.3.8.3 $1^{2} \mathrm{C}$ based Speed Control

$I^{2} \mathrm{C}$ based serial interface can be used for speed control by setting SPEED_MODE to 10 b . In this mode, the speed command can be written directly into DIGITAL_SPEED_CTRL register. The SPEED pin can be used to control the sleep entry and exit - if SPEED pin input is set to a value lower than $\mathrm{V}_{\text {EN SL }}$ after DIGITAL_SPEED_CTRL register has been set to 0b for a time longer than SLEEP_ENTRY_TIME, MCF8315A enters sleep state. When SPEED pin > $\mathrm{V}_{\text {EX SL }}$, MCF8315A exits sleep state and speed is controlled through DIGITAL_SPEED_CTRL register. If $0 \leq$ DIGITAL_SPEED_CTRL register $\leq$ DIGITAL_SPEED_CTRL $_{\text {EN_SB }}$ and SPEED pin > $\mathrm{V}_{\text {EX_sL, }}$ MCF8315A is in standby state. The relationship between DUTY_CMD and DIGITAL_SPEED_CTRL register is shown in Figure 7-16. Refer Section 7.4.1.2 for more information on DIGITAL_SPEED_CTRLEn_sb Ex_sb and DIGITAL_SPEED_CTRLEn_sb En_sb.


Figure 7-16. I2C Mode Speed Control

### 7.3.8.4 Frequency Mode Speed Control

Frequency based speed control is configured by setting SPEED_MODE to 11b. In this mode, duty command varies linearly as a function of the frequency of the square wave input at SPEED pin. When $0 \leq$ Freq $_{\text {sPEED }}$ $\leq$ Freq $_{\mathrm{EN} \_ \text {SB }}$, DUTY_CMD is set to zero and the motor is stopped. When Freq $\mathrm{EX}_{\mathrm{SB}} \leq$ Freq $_{\text {speed }} \leq$ INPUT_MAXIMUM_FREQ, DUTY_CMD varies linearly with Freqspeed as shown in Figure 7-17. Freqex_sb Freq $_{E N \_S B}$ are the standby entry and exit thresholds - refer Section 7.4.1.2 for more information on Freq $_{\text {Ex_S }}$ and Freqen_sb. Input frequency greater than INPUT_MAXIMUM_FREQ clamps the DUTY_CMD to $100 \%$.


Figure 7-17. Frequency Mode Speed Control

### 7.3.8.5 Speed Profiles

MCF8315A supports three different kinds of speed profiles (linear, step, forward-reverse) to enable a variety of end-user applications. The different speed profiles can be configured through SPEED_PROFILE_CONFIG. When SPEED_PROFILE_CONFIG is set to 00b, the speed reference (SPEED_REF) is set by the duty command (DUTY_CMD) as shown in Figure 7-18. When SPEED_PROFILE_CONFIG is set to 00b and DUTY_CMD > DUTY_HYST, any change in DUTY_CMD by a value less than DUTY_HYST does not produce a corresponding change in SPEED_REF; DUTY_HYST provides a hysteresis window around current DUTY_CMD for noise immunity.


Figure 7-18. Speed reference (SPEED_PROFILE_CONFIG = 00b)

### 7.3.8.5.1 Linear Speed Profiles

## Note

For all types of speed profiles, a zero speed command ( $0-\mathrm{V}$ in analog mode, $0 \%$ duty in PWM mode, DIGITAL_SPEED_CTRL $=0 \mathrm{~b} \mathrm{I}^{2} \mathrm{C}$ mode or $0-\mathrm{Hz}$ in frequency mode) stops the motor irrespective of the speed profile register settings.


Figure 7-19. Linear Speed Profile
Linear speed profile can be configured by setting SPEED_PROFILE_CONFIG to 01b. Linear speed profile features speed references which change linearly between SPEED_CLAMP1 and SPEED_CLAMP2 with different slopes which can be set by configuring DUTY_x and SPEED_x combination.

- DUTY_ON1 configures the duty command above which MCF8315A starts driving the motor (to speed reference set by SPEED_CLAMP1) when the current speed reference is zero. When current speed reference is zero and duty command is below DUTY_ON1, MCF8315A continues to be in off state and motor is stationary.
- DUTY_OFF1 configures the duty command below which the speed reference changes to SPEED_OFF1.
- DUTY_CLAMP1 configures the duty command till which speed reference will be constant. SPEED_CLAMP1 configures this constant speed reference between between DUTY_OFF1 and DUTY_CLAMP1.
- DUTY_A configures the duty command for speed reference SPEED_A. The speed reference changes linearly between DUTY_CLAMP1 and DUTY_A.
- DUTY_B configures the duty command for speed reference SPEED_B. The speed reference changes linearly between DUTY_A and DUTY_B.
- DUTY_C configures the duty command for speed reference SPEED_C. The speed reference changes linearly between DUTY_B and DUTY_C.
- DUTY_D configures the duty command for speed reference SPEED_D. The speed reference changes linearly between DUTY_C and DUTY_D.
- DUTY_E configures the duty command for speed reference SPEED_E. The speed reference changes linearly between DUTY_D and DUTY_E.
- DUTY_CLAMP2 configures the duty command above which the speed reference will be constant at SPEED_CLAMP2. SPEED_CLAMP2 configures this constant speed reference between DUTY_CLAMP2 and DUTY_OFF2 . The speed reference changes linearly between DUTY_E and DUTY_CLAMP2.
- DUTY_ON2 configures the duty command below which MCF8315A starts driving the motor (to speed reference set by SPEED_CLAMP2) when the current speed reference is zero. When current speed reference is zero and duty command is above DUTY_ON2, MCF8315A continues to be in off state and motor is stationary.
- DUTY_OFF2 configures the duty command above which the speed reference will change from SPEED_CLAMP2 to SPEED_OFF2.


### 7.3.8.5.2 Staircase Speed Profile



Figure 7-20. Staircase Speed Profile
Staircase speed profiles can be configured by setting SPEED_PROFILE_CONFIG to 10b. Staircase speed profiles feature speed changes in steps between SPEED_CLAMP1 and SPEED_CLAMP2. DUTY_x and SPEED_x configures the speed and duty command at which the step is increased

- DUTY_ON1 configures the duty command above which MCF8315A starts driving the motor (to speed reference set by SPEED_CLAMP1) when the current speed reference is zero. When current speed reference is zero and duty command is below DUTY_ON1, MCF8315A continues to be in off state and motor is stationary.
- DUTY_OFF1 configures the duty command below which the speed reference changes from SPEED_CLAMP1 to SPEED_OFF1.
- DUTY_CLAMP1 configures the duty command till which speed reference will be constant. SPEED_CLAMP1 configures this constant speed reference between DUTY_OFF1 and DUTY_CLAMP1.
- DUTY_A configures the duty command for speed reference SPEED_A. There is a step change in speed reference from SPEED_CLAMP1 to SPEED_A at DUTY_CLAMP1.
- DUTY_B configures the duty command for speed reference SPEED_B. There is a step change in speed reference from SPEED_A to SPEED_B at DUTY_A.
- DUTY_C configures the duty command for speed reference SPEED_C. There is a step change in speed reference from SPEED_B to SPEED_C at DUTY_B.
- DUTY_D configures the duty command for speed reference SPEED_D. There is a step change in speed reference from SPEED_C to SPEED_D at DUTY_C.
- DUTY_E configures the duty command for speed reference SPEED_E. There is a step change in speed reference from SPEED_D to SPEED_E at DUTY_D.
- DUTY_CLAMP2 configures the duty command above which the speed reference will be constant at SPEED_CLAMP2. SPEED_CLAMP2 configures this constant speed reference between DUTY_CLAMP2 and DUTY_OFF2. There is a step change in speed reference from SPEED_E to SPEED_CLAMP2 at DUTY_E.
- DUTY_ON2 configures the duty command below which MCF8315A starts driving the motor (to speed reference set by SPEED_CLAMP2) when the current speed reference is zero. When current speed reference is zero and duty command is above DUTY_ON2, MCF8315A continues to be in off state and motor is stationary.
- DUTY_OFF2 configures the duty command above which the speed reference will change from SPEED_CLAMP2 to SPEED_OFF2.


### 7.3.8.5.3 Forward-Reverse Speed Profile



Figure 7-21. Forward-Reverse Speed Profile
Forward-Reverse speed profile can be configured by setting SPEED_PROFILE_CONFIG to 11b. ForwardReverse speed profile features direction change through adjusting the duty command. DUTY_C configures duty command at which the direction will be changed. The Forward-Reverse speed profile can be used to eliminate the separate signal used to control the motor direction.

- DUTY_ON1 configures the duty command above which MCF8315A starts driving the motor in the forward direction (to speed reference set by SPEED_CLAMP1) when the current speed reference is zero. When
current speed reference is zero and duty command is below DUTY_ON1, MCF8315A continues to be in off state and motor is stationary.
- DUTY_OFF1 configures the duty command below which the speed reference changes in the forward direction from SPEED_CLAMP1 to SPEED_OFF1.
- DUTY_CLAMP1 configures the duty command below which speed reference will be the constant in forward direction. SPEED_CLAMP1 configures constant speed reference between DUTY_CLAMP1 and DUTY_OFF1.
- DUTY_A configures the duty command for speed reference SPEED_A. The speed reference changes linearly between DUTY_CLAMP1 and DUTY_A.
- DUTY_B configures the duty command above which MCF8315A will be in off state. The speed reference remains constant at SPEED_A between DUTY_A and DUTY_B.
- DUTY_C configures the duty command at which the direction is changed
- DUTY_D configures the duty command above which the MCF8315A will be in running state in the reverse direction. SPEED_D configures constant speed reference between DUTY_D and DUTY_E.
- DUTY_CLAMP2 configures the duty command above which speed reference will be constant at SPEED_CLAMP2 in reverse direction. The speed reference changes linearly between DUTY_E and DUTY_CLAMP2.
- DUTY_ON2 configures the duty command below which MCF8315A starts driving the motor in the reverse direction (to speed reference set by SPEED_CLAMP2) when the current speed reference is zero. When current speed reference is zero and duty command is above DUTY_ON2, MCF8315A continues to be in off state and motor is stationary.
- DUTY_OFF2 configures the duty command above which the speed reference changes in the reverse direction from SPEED_CLAMP2 to SPEED_OFF2.


### 7.3.9 Starting the Motor Under Different Initial Conditions

The motor can be in one of three states when MCF8315A begins the start-up process. The motor may be stationary, spinning in the forward direction, or spinning in the reverse direction. The MCF8315A includes a number of features to allow for reliable motor start-up under all of these conditions. Figure 7-22 shows the motor start-up flow for each of the three initial motor states.


Figure 7-22. Starting the motor under different initial conditions

## Note

"Forward" means "spinning in the same direction as the commanded direction", and "Reverse" means "spinning in the opposite direction as the commanded direction".

### 7.3.9.1 Case 1 - Motor is Stationary

If the motor is stationary, the commutation must be initialized to be in phase with the position of the motor. The MCF8315A provides various options to initialize the commutation logic to the motor position and reliably start the motor.

- The align and double align techniques force the motor into alignment by applying a voltage across particular motor phases to force the motor to rotate in alignment with this phase.
- Initial position detect (IPD) determines the position of the motor based on the deterministic inductance variation, which is often present in BLDC motors.
- The slow first cycle method starts the motor by applying a low frequency cycle to align the rotor position to the applied commutation by the end of one electrical rotation.

MCF8315A also provides a configurable brake option to ensure the motor is stationary before initiating one of the above start-up methods. Device enters open loop acceleration after going through the configured start-up method.

### 7.3.9.2 Case 2 - Motor is Spinning in the Forward Direction

If the motor is spinning forward (same direction as the commanded direction) with sufficient speed (BEMF), the MCF8315A resynchronizes with the spinning motor and continues commutation by going directly to closed loop operation. If the motor speed is too low for closed loop operation, MCF8315A enters open loop operation to accelerate the motor till it reaches sufficient speed to enter closed loop operation. By resynchronizing to the spinning motor, the user achieves the fastest possible start-up time for this initial condition. This resynchronization feature can be enabled or disabled through RESYNC_EN. If resynchronization is disabled, the MCF8315A can be configured to wait for the motor to coast to a stop and/or apply a brake. After the motor has stopped spinning, the motor start-up sequence proceeds as in Case 1, considering the motor is stationary.

### 7.3.9.3 Case 3 - Motor is Spinning in the Reverse Direction

If the motor is spinning in the reverse direction (the opposite direction as the commanded direction), the MCF8315A provides several methods to change the direction and drive the motor to the target speed reference in the commanded direction.

The reverse drive method allows the motor to be driven so that it decelerates through zero speed. The motor achieves the shortest possible spin-up time when spinning in the reverse direction.
If reverse drive is not enabled, then the MCF8315A can be configured to wait for the motor to coast to a stop and/or apply a brake. After the motor has stopped spinning, the motor start-up sequence proceeds as in Case 1 , considering the motor is stationary.

## Note

Take care when using the reverse drive or brake feature to ensure that the current is limited to an acceptable level and that the supply voltage does not surge as a result of energy being returned to the power supply.

### 7.3.10 Motor Start Sequence (MSS)

Figure 7-23 shows the motor-start sequence implemented in the MCF8315A device.


Figure 7-23. Motor Start Sequence


Figure 7-24. Brake Routine

| Power-On State | This is the initial state of the Motor Start Sequence (MSS) when MCF8315A is <br> powered on. In this state, MCF315A configures the peripherals, initializes the |
| :--- | :--- |
| algorithm parameters from EEPROM and prepares for driving the motor. |  |
| In this state, SPEED_REF is set to zero and MCF8315A is either in sleep or |  |
| standby mode depending on DEV_MODE and SPEED/WAKE pin voltage. |  |
| Sleep/Standby | When SPEED_REF is set to greater than zero, MCF8315A exits the sleep/ <br> standby state and proceeds to ISD_EN judgement. As long as SPEED_REF is <br> set to zero, MCF8315A stays in sleep/standby state. |
| SPEED_REF > 0 Judgement |  |

## RESYNC_EN Judgement

Speed ><br>FW_DRV_RESYN_THR<br>Judgement

RVS_DR_EN Judgement

Speed >
OPN_CL_HANDOFF_THR
Judgement

Reverse Closed Loop, Open
Loop Deceleration and Zero Speed Crossover

HIZ_EN Judgement

Coast (Hi-Z) Routine
BRAKE_EN Judgement

## Brake Routine

MCF8315A proceeds to the RESYNC_EN judgement. If the motor is spinning in the reverse direction, the MSS proceeds to the RVS_DR_EN judgement.

If RESYNC_EN is set to 1b, MCF8315A proceeds to Speed > Open to Closed Loop Handoff (Resync) judgement. If RESYNC_EN is set to 0b, MSS proceeds to HIZ_EN judgement.
If motor speed > FW_DRV_RESYN_THR, MCF8315A uses the speed and position information from the ISD to transition to the closed loop state (see Section 7.3.10.2 ) directly. If motor speed < FW_DRV_RESYN_THR, MCF8315A transitions to open loop state.
The MSS checks to see if the reverse drive function is enabled (RVS_DR_EN $=1 b$ ). If it is enabled, the MSS transitions to check speed of the motor in reverse direction. If the reverse drive function is not enabled (RVS_DR_EN = Ob), the MSS advances to the HIZ_EN judgement.
The MSS checks to see if the reverse speed is high enough for MCF8315A to decelerate in closed loop. Till the speed (in reverse direction) is above OL_CL_HANDOFF_THR, MSS stays in closed loop deceleration. If speed is below OPN_CL_HANDOFF_THR, then the MSS transitions to open loop deceleration.

The MCF8315A resynchronizes in the reverse direction, decelerates the motor in closed loop till motor speed falls below the handoff threshold. (see Reverse Drive). When motor speed in reverse direction is too low, the MCF8315A switches to open-loop, decelerates the motor in open-loop, crosses zero speed, and accelerates in the forward direction in open-loop before entering closed loop operation after motor speed is sufficiently high.

The MSS checks to determine whether the coast (Hi-Z) function is enabled (HIZ_EN = 1b). If the coast function is enabled (HIZ_EN = 1b), the MSS advances to the coast routine. If the coast function is disabled (HIZ_EN = Ob), the MSS advances to the BRAKE_EN judgement.
The device coasts the motor by turning OFF all six MOSFETs for a certain time configured by HIZ_TIME.
The MSS checks to determine whether the brake function is enabled (BRAKE_EN = 1b). If the brake function is enabled (BRAKE_EN = 1b), the MSS advances to the brake routine. If the brake function is disabled (BRAKE_EN = Ob), the MSS advances to the motor start-up state (see Section 7.3.10.4).

MCF8315A implements either a time based brake (duration configured by BRK_TIME) or a current based brake (brake applied till phase currents < BRK_CURR_THR for BRAKE_CURRENT_PERSIST) based on BRK_CONFIG. Current based brake has a timeout to ensure brake state ends in case phase currents do not drop below BRK_CURR_THR within BRK_TIME. Time based brake can be applied either using high-side or lowside MOSFETs based on BRK_MODE configuration. Current based brake is applied using low-side MOSFETs only.
Closed Loop State
In this state, the MCF8315A drives the motor with sensorless FOC based on rotor angle estimation.

### 7.3.10.1 Initial Speed Detect (ISD)

The ISD function is used to identify the initial condition of the motor and is enabled by setting ISD_EN to 1 b . The initial speed, position and direction is determined by sensing the three phase voltages. ISD can be disabled by setting ISD_EN to 0 b . If the function is disabled (ISD_EN set to Ob), the MCF8315A does not perform the initial speed detect function and proceeds to check if the brake routine (BRAKE_EN) is enabled.

### 7.3.10.2 Motor Resynchronization

The motor resynchronization function works when the ISD and resynchronization functions are both enabled and the device determines that the initial state of the motor is spinning in the forward direction (same direction as the commanded direction). The speed and position information measured during ISD are used to initialize the drive state of the MCF8315A, which can transition directly into closed loop (or open loop if motor speed is not sufficient for closed loop operation) state without needing to stop the motor. In the MCF8315A, motor resynchronization can be enabled/disabled through RESYNC_EN bit. If motor resynchronization is disabled, the device proceeds to check if the motor coast ( $\mathrm{Hi}-\mathrm{Z}$ ) routine is enabled.

### 7.3.10.3 Reverse Drive

The MCF8315A uses the reverse drive function to change the direction of the motor rotation when ISD_EN and RVS_DR_EN are both set to 1 b and the ISD determines the motor spin direction to be opposite to that of the commanded direction. Reverse drive includes synchronizing with the motor speed in the reverse direction, reverse decelerating the motor through zero speed, changing direction, and accelerating in open loop in forward (or commanded) direction until the device transitions into closed loop in forward direction (see Figure 7-25). . MCF8315A provides the option of using the forward direction parameters or a separate set of reverse drive parameters by configuring REV_DRV_CONFIG.


Figure 7-25. Reverse Drive Function

### 7.3.10.3.1 Reverse Drive Tuning

MCF8315A provides the option of tuning the open to closed loop handoff threshold, open loop acceleration (and deceleration) rates and open loop current limit in reverse drive to values different to those used in forward drive operation; the reverse drive specific parameters can be used by setting REV_DRV_CONFIG to 1 b . If REV_DRV_CONFIG is set to Ob, MCF8315A uses the equivalent parameters configured for forward drive operation during the reverse drive operation too.

The speed at which motor would enter the open loop in reverse direction can be configured using REV_DRV_HANDOFF_THR. For a smooth transition without jerks or loss of synchronism, user can configure an appropriate current limit when the motor is spinning in open loop during speed reversal using REV_DRV_OPEN_LOOP_CURRENT. The open loop acceleration rates for the forward direction during speed reversal are defined using REV_DRV_OPEN_LOOP_ACCEL_A1 and REV_DRV_OPEN_LOOP_ACCEL_A2. The reverse drive open loop deceleration rate, when the motor is decelerating in the opposite direction to zero speed, can be configured as a percentage of reverse drive open loop acceleration using REV_DRV_OPEN_LOOP_DEC.

### 7.3.10.4 Motor Start-up

There are different options available for motor start-up from a stationary position and these options can be configured by MTR_STARTUP. In align and double align mode, the motor is aligned to a known position by injecting a DC current. In IPD mode, the rotor position is estimated by applying 6 different high-frequency pulses. In slow first cycle mode, the motor is started by applying a low frequency cycle.

### 7.3.10.4.1 Align

Align is enabled by configuring MTR_STARTUP to 00b. The MCF8315A aligns the motor by injecting a DC current through a particular phase pattern for a certain time configured by ALIGN_TIME. The phase pattern during align is generated based on ALIGN_ANGLE. In the MCF8315A, the current limit during align is configured through ALIGN_OR_SLOW_CURRENT LIMIT.

A fast change in the phase current may result in a sudden change in the driving torque and this could result in acoustic noise. To avoid this, the MCF8315A ramps up the current from 0 to the current limit at a configurable ramp rate set by ALIGN_SLOW_RAMP_RATE. At the end of align routine the motor, will be aligned at the known position.

### 7.3.10.4.2 Double Align

Double align is enabled by configuring MTR_STARTUP to 01b. Single align is not reliable when the initial position of the rotor is $180^{\circ}$ out of phase with the applied phase pattern. In this case, it is possible to have start-up failures using single align. In order to improve the reliabilty of align based start-up, the MCF8315A provides the option of double align start-up. In double align start-up, MCF8315A uses a phase pattern for the second align that is $90^{\circ}$ ahead of the first align phase pattern. In double align, relevant parameters like align time, current limit, ramp rate are the same as in the case of single align - two different phase patterns are applied in succession with the same parameters to ensure that the motor will be aligned to a known position irrespective of initial rotor position.

### 7.3.10.4.3 Initial Position Detection (IPD)

Initial Position Detection (IPD) can be enabled by configuring MTR_STARTUP to 10b. In IPD, inductive sense method is used to determine the initial position of the motor using the spatial variation in the motor inductance.

Align or double align may result in the motor spinning in the reverse direction before starting open loop acceleration. IPD can be used in such applications where reverse rotation of the motor is unacceptable. IPD does not wait for the motor to align with the commutation and therefore can allow for a faster motor start-up sequence. IPD works well when the inductance of the motor varies as a function of position. IPD works by pulsing current in to the motor and hence can generate acoustics which must be taken into account when determining the best start-up method for a particular application.

### 7.3.10.4.3.1 IPD Operation

IPD operates by sequentially applying six different phase patterns according to the following sequence: BC-> CB-> AB-> BA-> CA-> AC (see Figure 7-26). When the current reaches the threshold configured by IPD_CURR_THR, the MCF8315A stops driving the particular phase pattern and measures the time taken to reach the current threshold from when the particular phase pattern was applied. Thus, the time taken to reach IPD_CURR_THR is measured for all six phase patterns - this time varies as a function of the inductance in the motor windings. The state with the shortest time represents the state with the minimum inductance. The minimum inductance is because of the alignment of the north pole of the motor with this particular driving state.


Search the Minimum Time


Figure 7-26. IPD Function

### 7.3.10.4.3.2 IPD Release Mode

Two modes are available for configuring the way the MCF8315A stops driving the motor when the current threshold is reached. The recirculate (or brake) mode is selected if IPD_RLS_MODE $=0 \mathrm{~b}$. In this configuration, the low-side (LSC) MOSFET remains ON to allow the current to recirculate between the MOSFET (LSC) and body diode (LSA) (see Figure 7-27). Hi-Z mode is selected if IPD_RLS_MODE = 1b. In Hi-Z mode, both the high-side (HSA) and low-side (LSC) MOSFETs are turned OFF and the current recirculates through the body diodes back to the power supply (see Figure 7-28).

In the Hi-Z mode, the phase current has a faster settle-down time, but that can result in a voltage increase on $\mathrm{V}_{\mathrm{M}}$. The user must manage this with an appropriate selection of either a clamp circuit or by providing sufficient capacitance between $\mathrm{V}_{\mathrm{M}}$ and PGND to absorb the energy. If the voltage surge cannot be contained or if it is unacceptable for the application, recirculate mode must be used. When using the recirculate mode, select the IPD_CLK_FREQ appropriately to give the current in the motor windings enough time to decay to $0-\mathrm{A}$ before the next IPD phase pattern is applied.


Figure 7-27. IPD Release Mode - Brake (0b)


Figure 7-28. IPD Release Mode - Tristate (1b)

### 7.3.10.4.3.3 IPD Advance Angle

After the initial position is detected, the MCF8315A begins driving the motor in open loop at an angle specified by IPD_ADV_ANGLE.
Advancing the drive angle anywhere from $0^{\circ}$ to $180^{\circ}$ results in positive torque. Advancing the drive angle by $90^{\circ}$ results in maximum initial torque. Applying maximum initial torque could result in uneven acceleration to the rotor. Select the IPD_ADV_ANGLE to allow for smooth acceleration in the application (see Figure 7-29).


Figure 7-29. IPD Advance Angle

### 7.3.10.4.4 Slow First Cycle Startup

Slow First Cycle start-up is enabled by configuring MTR_STARTUP to 11b. In slow first cycle start-up, the MCF8315A starts motor commutation at a frequency defined by SLOW_FIRST_CYCLE_FREQ. The frequency configured is used only for first cycle, and then the motor commutation follows acceleration profile configured by open loop acceleration coefficients A1 and A2. The slow first cycle frequency has to be configured to be slow enough to allow motor to synchronize with the commutation sequence. This mode is useful when fast startup is desired as it significantly reduces the align time.

### 7.3.10.4.5 Open loop

Upon completing the motor position initialization with either align, double align, IPD or slow first cycle, the MCF8315A begins to accelerate the motor in open loop. During open loop, the speed is increased with a fixed current limit. In open loop, the control PI loops for $\mathrm{I}_{\mathrm{q}}$ and $\mathrm{I}_{\mathrm{d}}$ actively control the currents. The angle during open loop is provided from the ramp generator as shown in Figure 7-30


Figure 7-30. Open Loop
In MCF8315A, the current limit threshold is configured through OL_ILIMIT_CONFIG and is set by ILIMIT or OL_ILIMIT based on configuration of OL_ILIMIT_CONFIG. The function of the open-loop operation is to drive the motor to a speed at which the motor generates sufficient BEMF to allow the back-EMF observer to accurately detect the position of the rotor. The motor is accelerated in open loop and speed at any given time is determined by Equation 4. In MCF8315A, open loop acceleration coefficients, A1 and A2 are configured through OL_ACC_A1 and OL_ACC_A2 respectively.

$$
\begin{equation*}
\operatorname{Speed}(\mathrm{t})=\mathrm{A} 1^{*} \mathrm{t}+0.5^{*} \mathrm{~A} 2 * \mathrm{t}^{2} \tag{4}
\end{equation*}
$$

### 7.3.10.4.6 Transition from Open to Closed Loop

Once the motor has reached a sufficient speed for the back-EMF observer to estimate the angle and speed of the motor, the MCF8315A transitions into closed loop state. This handoff speed is automatically determined based on the measured back-EMF and motor speed. Users also have an option to manually set the handoff speed by configuring OPN_CL_HANDOFF_THR and setting AUTO_HANDOFF_EN to Ob. In order to have smooth transition and avoid speed transients, the theta_error $\left(\Theta_{\text {gen }}-\bar{\theta}_{\text {est }}\right)$ is decreased linearly after transition. The ramp rate of theta_error reduction can be configured using THETA_ERROR_RAMP_RATE. If the current limit set during the open loop is high and if it is not reduced before transition to closed loop, the motor speed may momentarily rise to higher values than SPEED_REF after transition into closed loop. In order to avoid such speed variations, configure the IQ_RAMP_EN to 1 b , so that $\mathrm{i}_{\text {q ref }}$ decreases prior to transition into closed loop. However if the final speed reference (SPEED_REF) is more than two times the open loop to closed loop hand off speed (OPN_CL_HANDOFF_THR), then $\mathrm{i}_{\mathrm{q} \_}$ref is not decreased independent of the IQ_RAMP_EN setting, to enable faster motor acceleration.

After hand off to closed loop at a sufficient speed, there could be still some theta error, as the estimators may not be fully aligned. A slow acceleration can be used after the open loop to closed loop transition, ensuring that the theta error reduces to zero. The slow acceleration can be configured using CL_SLOW_ACC.
Figure 7-31 shows the control sequence in open to closed loop transition. The current $\mathrm{i}_{\mathrm{q}_{1}}$ ref reduces to a lower value in current decay region, if IQ_RAMP_EN is set to 1 b . If IQ_RAMP_EN is set to 0 b , then the current decay region will not be present in the transition sequence.

I. Open Loop Acceleration, II. Current Decay, III. Closed loop slow acceleration IV. Closed loop acceleration, V. Closed loop steady state

Figure 7-31. Control Sequence in Open to Closed Loop Transition


Figure 7-32. Open to Closed Loop Transition Control Block Diagram

### 7.3.11 Closed Loop Operation

The MCF8315A drives the motor using Field Oriented Control (FOC) as shown in Figure 7-33. In closed loop operation, the motor angle ( $\Theta_{\text {est }}$ ) and speed (Speed_meas) are estimated using the back-EMF observer. The speed and current regulation are achieved using PI control loop. In order to achieve maximum efficiency, the direct axis current is set to zero ( $l_{d_{\_} \text {ref }}=0$ ), which will ensure that stator and rotor field are orthogonal ( $90^{\circ}$ out of phase) to each other.

Acceleration
Control and
Speed Profiles


Figure 7-33. Closed Loop FOC Control

### 7.3.11.1 Closed loop accelerate

To prevent sudden changes in the torque applied to the motor which could result in acoustic noise, the MCF8315A device provides the option of limiting the maximum rate at which the speed command can change. The closed loop acceleration rate parameter sets the maximum rate at which the speed command changes (shown in Figure 7-34). In the MCF8315A, closed loop acceleration rate is configured through CL_ACC.


Figure 7-34. Closed loop accelerate

### 7.3.11.2 Speed PI Control

The integrated speed control loop helps maintain a constant speed over varying operating conditions. The $\mathrm{K}_{\mathrm{p}}$ and $K_{i}$ coefficients are configured through SPD_LOOP_KP and SPD_LOOP_KI. The output of the speed loop is used to generate the current reference for torque control ( $I_{\text {q_ref }}$ ). The output of the speed loop is limited to implement a current limit. The current limit is set by configuring ILIMIT. When output of the speed loop saturates, the integrator is disabled to prevent integral wind-up.
SPEED_REF is derived from the duty command input and speed profiles configured by the user and SPEED_MEAS is the estimated speed from the back-EMF observer.


Figure 7-35. Speed PI Control

### 7.3.11.3 Current PI Control

The MCF8315A has two PI controllers, one each for $I_{d}$ and $I_{q}$ to control flux and torque separately. $K_{p}$ and $\mathrm{K}_{\mathrm{i}}$ coefficients are the same for both PI controllers and are configured through CURR_LOOP_KP and CURR_LOOP_KI. The outputs of the current control loops are used to generate voltage signals $\mathrm{V}_{\mathrm{d}}$ and $\mathrm{V}_{\mathrm{q}}$ to be applied to the motor. The outputs of the current loops are clamped to supply voltage $\mathrm{V}_{\mathrm{M}}$. $\mathrm{I}_{\mathrm{d}}$ current PI loop is executed first and output of $\mathrm{I}_{\mathrm{d}}$ current PI loop $\mathrm{V}_{\mathrm{d}}$ is checked for saturation. When the output of the current loop saturates, the integration is disabled to prevent integral wind-up.


Figure 7-36. $\mathrm{I}_{\mathrm{d}}$ Current PI Control


Figure 7-37. $\mathrm{I}_{\mathrm{q}}$ Current PI Control

### 7.3.11.4 Overmodulation

MCF8315A provides an overmodulation option to operate the motor at a higher speed at the same VM voltage by increasing the applied fundamental phase voltage by suitably modifying the applied PWM pattern - the higher fundamental phase voltage is accompanied by an increase in higher order harmonics. This feature can be enabled by setting OVERMODULATION_ENABLE to 1 b .

### 7.3.12 Motor Parameters

The MCF8315A uses the motor resistance, motor inductance and motor back-EMF constant to estimate motor position when operating in closed loop. The MCF8315A has the capability of measuring these motor parameters in the offline state (see Motor Parameter Extraction Tool (MPET)). Offline measurement of parameters, when enabled, takes place before normal motor operation. The user can also disable the offline measurement and configure motor parameters through EEPROM. This feature of offline motor parameter measurement is useful to account for motor to motor variation during manufacturing.

### 7.3.12.1 Motor Resistance

For a wye-connected motor, the motor phase resistance refers to the resistance from the phase output to the center tap, $\mathrm{R}_{\mathrm{PH}}$ (denoted as $\mathrm{R}_{\mathrm{PH}}$ in Figure 7-38). For a delta-connected motor, the motor phase resistance refers to the equivalent phase to center tap in the wye configuration in Figure 7-38.


Figure 7-38. Motor Resistance
For both the delta-connected and the wye-connected motor, the easy way to get the equivalent $\mathrm{R}_{\mathrm{PH}}$ is to measure the resistance between two phase terminals ( $\mathrm{R}_{\mathrm{PH}} \mathrm{PH}$ ), and then divide this value by two, $\mathrm{R}_{\mathrm{PH}}=1 / 2$ $\mathrm{R}_{\mathrm{PH}}$ PH. In wye-connected motor, if user has access to center tap (CT), $\mathrm{R}_{\mathrm{PH}}$ can also be measured between center tap (CT) and phase terminal.
Configure the motor resistance ( $\mathrm{R}_{\mathrm{PH}}$ ) to a nearest value from Table 7-2.

Table 7-2. Motor Resistance Look-Up Table

| $\begin{aligned} & \text { MOTOR_RES } \\ & \text { (HEX) } \end{aligned}$ | $\mathrm{R}_{\mathrm{PH}}(\Omega)$ | MOTOR_RES (HEX) <br> (HEX) | $\mathrm{R}_{\mathrm{PH}}(\Omega)$ | MOTOR_RES (HEX) | $\mathrm{R}_{\mathrm{PH}}(\Omega)$ | MOTOR_RES (HEX) <br> (HEX) | $\mathrm{R}_{\mathrm{PH}}(\Omega)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 00$ | Self Measurement (see Motor Parameter Extraction Tool (MPET)) | 0x40 | 0.145 | 0x80 | 0.465 | 0xC0 | 2.1 |
| $0 \times 01$ | 0.006 | $0 \times 41$ | 0.150 | $0 \times 81$ | 0.470 | $0 \times C 1$ | 2.2 |
| $0 \times 02$ | 0.007 | 0x42 | 0.155 | $0 \times 82$ | 0.475 | $0 \times C 2$ | 2.3 |
| $0 \times 03$ | 0.008 | 0x43 | 0.160 | 0x83 | 0.480 | $0 \times \mathrm{C} 3$ | 2.4 |
| 0x04 | 0.009 | 0x44 | 0.165 | 0x84 | 0.485 | $0 \times C 4$ | 2.5 |
| $0 \times 05$ | 0.010 | 0x45 | 0.170 | $0 \times 85$ | 0.490 | 0xC5 | 2.6 |
| $0 \times 06$ | 0.011 | 0x46 | 0.175 | 0x86 | 0.495 | 0xC6 | 2.7 |
| 0x07 | 0.012 | 0x47 | 0.180 | 0x87 | 0.50 | $0 \times C 7$ | 2.8 |
| $0 \times 08$ | 0.013 | 0x48 | 0.185 | 0x88 | 0.51 | $0 \times C 8$ | 2.9 |
| 0x09 | 0.014 | 0x49 | 0.190 | 0x89 | 0.52 | 0xC9 | 3.0 |
| $0 \times 0 \mathrm{~A}$ | 0.015 | $0 \times 4 \mathrm{~A}$ | 0.195 | $0 \times 8 \mathrm{~A}$ | 0.53 | 0xCA | 3.2 |
| $0 \times 0 \mathrm{~B}$ | 0.016 | $0 \times 4 \mathrm{~B}$ | 0.200 | $0 \times 8 \mathrm{~B}$ | 0.54 | $0 \times C B$ | 3.4 |
| $0 \times 0 \mathrm{C}$ | 0.017 | 0x4C | 0.205 | $0 \times 8 \mathrm{C}$ | 0.55 | 0xCC | 3.6 |
| $0 \times 0 \mathrm{D}$ | 0.018 | 0x4D | 0.210 | $0 \times 8 \mathrm{D}$ | 0.56 | 0xCD | 3.8 |
| 0x0E | 0.019 | $0 \times 4 \mathrm{E}$ | 0.215 | $0 \times 8 \mathrm{E}$ | 0.57 | 0xCE | 4.0 |
| $0 \times 0 \mathrm{~F}$ | 0.020 | $0 \times 4 \mathrm{~F}$ | 0.220 | $0 \times 8 \mathrm{~F}$ | 0.58 | $0 \times C F$ | 4.2 |
| $0 \times 10$ | 0.022 | $0 \times 50$ | 0.225 | 0x90 | 0.59 | 0xD0 | 4.4 |
| 0x11 | 0.024 | 0x51 | 0.230 | 0x91 | 0.60 | 0xD1 | 4.6 |
| $0 \times 12$ | 0.026 | $0 \times 52$ | 0.235 | 0x92 | 0.61 | 0xD2 | 4.8 |
| 0x13 | 0.028 | $0 \times 53$ | 0.240 | 0x93 | 0.62 | 0xD3 | 5.0 |
| 0x14 | 0.030 | 0x54 | 0.245 | 0x94 | 0.63 | 0xD4 | 5.2 |
| 0x15 | 0.032 | $0 \times 55$ | 0.250 | 0x95 | 0.64 | 0xD5 | 5.4 |
| $0 \times 16$ | 0.034 | 0x56 | 0.255 | 0x96 | 0.65 | 0xD6 | 5.6 |
| $0 \times 17$ | 0.036 | $0 \times 57$ | 0.260 | 0x97 | 0.66 | 0xD7 | 5.8 |
| $0 \times 18$ | 0.038 | $0 \times 58$ | 0.265 | 0x98 | 0.67 | 0xD8 | 6.0 |
| 0x19 | 0.040 | 0x59 | 0.270 | 0x99 | 0.68 | 0xD9 | 6.2 |
| $0 \times 1 \mathrm{~A}$ | 0.042 | $0 \times 5 \mathrm{~A}$ | 0.275 | $0 \times 9 \mathrm{~A}$ | 0.69 | 0xDA | 6.4 |
| $0 \times 1 \mathrm{~B}$ | 0.044 | 0x5B | 0.280 | 0x9B | 0.70 | $0 \times \mathrm{DB}$ | 6.6 |
| 0x1C | 0.046 | 0x5C | 0.285 | 0x9C | 0.72 | 0xDC | 6.8 |
| 0x1D | 0.048 | $0 \times 5 \mathrm{D}$ | 0.290 | 0x9D | 0.74 | 0xDD | 7.0 |
| $0 \times 1 \mathrm{E}$ | 0.050 | 0x5E | 0.295 | 0x9E | 0.76 | 0xDE | 7.2 |
| 0x1F | 0.052 | 0x5F | 0.300 | 0x9F | 0.78 | 0xDF | 7.4 |
| 0x20 | 0.054 | 0x60 | 0.305 | 0xA0 | 0.80 | 0xE0 | 7.6 |
| $0 \times 21$ | 0.056 | 0x61 | 0.310 | 0xA1 | 0.82 | 0xE1 | 7.8 |
| 0x22 | 0.058 | 0x62 | 0.315 | 0xA2 | 0.84 | 0xE2 | 8.0 |
| $0 \times 23$ | 0.060 | 0x63 | 0.320 | $0 \times \mathrm{A} 3$ | 0.86 | 0xE3 | 8.2 |
| $0 \times 24$ | 0.062 | 0x64 | 0.325 | 0xA4 | 0.88 | 0xE4 | 8.4 |
| 0x25 | 0.064 | 0x65 | 0.330 | 0xA5 | 0.90 | 0xE5 | 8.6 |
| $0 \times 26$ | 0.066 | 0x66 | 0.335 | 0xA6 | 0.92 | 0xE6 | 8.8 |
| 0x27 | 0.068 | 0x67 | 0.340 | 0xA7 | 0.94 | 0xE7 | 9 |
| $0 \times 28$ | 0.070 | 0x68 | 0.345 | 0xA8 | 0.96 | 0xE8 | 9.2 |

SLLSFP6A - DECEMBER 2022 - REVISED APRIL 2023
Table 7-2. Motor Resistance Look-Up Table (continued)

| MOTOR_RES (HEX) | $\mathbf{R}_{\mathbf{P H}}(\mathbf{\Omega})$ | MOTOR_RES (HEX) | $\mathbf{R}_{\mathbf{P H}}(\mathbf{\Omega})$ | MOTOR_RES (HEX) | $\mathbf{R}_{\mathbf{P H}}(\mathbf{\Omega})$ | MOTOR_RES (HEX) | $\mathbf{R}_{\text {PH }}(\mathbf{\Omega})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 29$ | 0.072 | 0x69 | 0.350 | 0xA9 | 0.98 | 0xE9 | 9.4 |
| $0 \times 2 \mathrm{~A}$ | 0.074 | $0 \times 6 \mathrm{~A}$ | 0.355 | 0xAA | 1.00 | 0xEA | 9.6 |
| 0x2B | 0.076 | 0x6B | 0.360 | $0 \times A B$ | 1.05 | 0xEB | 9.8 |
| 0x2C | 0.078 | 0x6C | 0.365 | 0xAC | 1.10 | 0xEC | 10.0 |
| 0x2D | 0.080 | 0x6D | 0.370 | OxAD | 1.15 | 0xED | 10.5 |
| 0x2E | 0.082 | 0x6E | 0.375 | OxAE | 1.20 | 0xEE | 11.0 |
| 0x2F | 0.084 | 0x6F | 0.380 | 0xAF | 1.25 | 0xEF | 11.5 |
| 0x30 | 0.086 | 0x70 | 0.385 | 0xB0 | 1.30 | 0xF0 | 12.0 |
| $0 \times 31$ | 0.088 | 0x71 | 0.390 | 0xB1 | 1.35 | 0xF1 | 12.5 |
| $0 \times 32$ | 0.090 | $0 \times 72$ | 0.395 | 0xB2 | 1.40 | 0xF2 | 13.0 |
| $0 \times 33$ | 0.092 | 0x73 | 0.400 | 0xB3 | 1.45 | 0xF3 | 13.5 |
| 0x34 | 0.094 | 0x74 | 0.405 | 0xB4 | 1.50 | 0xF4 | 14.0 |
| 0x35 | 0.096 | 0x75 | 0.410 | 0xB5 | 1.55 | 0xF5 | 14.5 |
| 0x36 | 0.098 | 0x76 | 0.415 | 0xB6 | 1.60 | 0xF6 | 15.0 |
| $0 \times 37$ | 0.100 | 0x77 | 0.420 | 0xB7 | 1.65 | 0xF7 | 15.5 |
| $0 \times 38$ | 0.105 | 0x78 | 0.425 | $0 \times B 8$ | 1.70 | 0xF8 | 16.0 |
| $0 \times 39$ | 0.110 | 0x79 | 0.430 | 0xB9 | 1.75 | 0xF9 | 16.5 |
| $0 \times 3 \mathrm{~A}$ | 0.115 | 0x7A | 0.435 | $0 \times B A$ | 1.80 | 0xFA | 17.0 |
| 0x3B | 0.120 | 0x7B | 0.440 | $0 \times B B$ | 1.85 | 0xFB | 17.5 |
| 0x3C | 0.125 | 0x7C | 0.445 | $0 \times B C$ | 1.90 | $0 \times F C$ | 18.0 |
| 0x3D | 0.130 | 0x7D | 0.450 | 0xBD | 1.95 | 0xFD | 18.5 |
| 0x3E | 0.135 | 0x7E | 0.455 | $0 \times B E$ | 2.00 | $0 x F E$ | 19.0 |
| 0x3F | 0.140 | 0x7F | 0.460 | 0xBF | 2.05 | 0xFF | 20.0 |

### 7.3.12.2 Motor Inductance

For a wye-connected motor, the motor phase inductance refers to the inductance from the phase output to the center tap, $L_{P H}$ (denoted as $L_{P H}$ in Figure 7-39). For a delta-connected motor, the motor phase inductance refers to the equivalent phase to center tap in the wye configuration in Figure 7-39.


Figure 7-39. Motor Inductance
For both the delta-connected motor and the wye-connected motor, the easy way to get the equivalent $L_{P H}$ is to measure the inductance between two phase terminals ( $\mathrm{L}_{\text {PH_PH }}$ ), and then divide this value by two, $\mathrm{L}_{\mathrm{PH}}=1 / 2$ $\mathrm{L}_{\text {PH_PH. }}$ In wye-connected motor, if user has access to center tap (CT), $\mathrm{L}_{\text {PH }}$ can also be measured between center tap (CT) and phase terminal.

Configure the motor inductance $\left(\mathrm{L}_{\mathrm{PH}}\right)$ to a nearest value from Table 7-3.

Table 7-3. Motor Inductance Look-Up Table

| $\begin{aligned} & \text { MOTOR_IND } \\ & \text { (HEX) } \end{aligned}$ | $\mathrm{L}_{\mathrm{PH}}(\mathrm{mH})$ | $\begin{aligned} & \text { MOTOR_IND } \\ & \text { (HEX) } \end{aligned}$ | $\mathrm{L}_{\mathrm{PH}}(\mathrm{mH})$ | $\begin{aligned} & \text { MOTOR_IND } \\ & \text { (HEX) } \end{aligned}$ | LPH (mH) | $\begin{aligned} & \text { MOTOR_IND } \\ & \text { (HEX) } \end{aligned}$ | $\mathrm{LPH}^{(m H)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x00 | Self <br> Measurement (see Motor Parameter Extraction Tool (MPET)) | 0x40 | 0.145 | 0x80 | 0.465 | 0xC0 | 2.1 |
| 0x01 | 0.006 | $0 \times 41$ | 0.150 | $0 \times 81$ | 0.470 | 0xC1 | 2.2 |
| $0 \times 02$ | 0.007 | $0 \times 42$ | 0.155 | $0 \times 82$ | 0.475 | 0xC2 | 2.3 |
| 0x03 | 0.008 | 0x43 | 0.160 | $0 \times 83$ | 0.480 | 0xC3 | 2.4 |
| 0x04 | 0.009 | 0x44 | 0.165 | 0x84 | 0.485 | 0xC4 | 2.5 |
| 0x05 | 0.010 | 0x45 | 0.170 | $0 \times 85$ | 0.490 | 0xC5 | 2.6 |
| 0x06 | 0.011 | 0x46 | 0.175 | 0x86 | 0.495 | 0xC6 | 2.7 |
| 0x07 | 0.012 | 0x47 | 0.180 | $0 \times 87$ | 0.50 | 0xC7 | 2.8 |
| $0 \times 08$ | 0.013 | 0x48 | 0.185 | 0x88 | 0.51 | 0xC8 | 2.9 |
| 0x09 | 0.014 | 0x49 | 0.190 | 0x89 | 0.52 | 0xC9 | 3.0 |
| 0x0A | 0.015 | $0 \times 4 \mathrm{~A}$ | 0.195 | $0 \times 8 \mathrm{~A}$ | 0.53 | 0xCA | 3.2 |
| $0 \times 0 \mathrm{~B}$ | 0.016 | 0x4B | 0.200 | $0 \times 8 \mathrm{~B}$ | 0.54 | 0xCB | 3.4 |
| 0x0C | 0.017 | 0x4C | 0.205 | 0x8C | 0.55 | 0xCC | 3.6 |
| 0x0D | 0.018 | 0x4D | 0.210 | $0 \times 8 \mathrm{D}$ | 0.56 | 0xCD | 3.8 |
| 0x0E | 0.019 | $0 \times 4 \mathrm{E}$ | 0.215 | $0 \times 8 \mathrm{E}$ | 0.57 | 0xCE | 4.0 |
| $0 \times 0 \mathrm{~F}$ | 0.020 | $0 \times 4 \mathrm{~F}$ | 0.220 | $0 \times 8 \mathrm{~F}$ | 0.58 | 0xCF | 4.2 |
| $0 \times 10$ | 0.022 | 0x50 | 0.225 | 0x90 | 0.59 | 0xD0 | 4.4 |
| 0x11 | 0.024 | 0x51 | 0.230 | 0x91 | 0.60 | 0xD1 | 4.6 |
| $0 \times 12$ | 0.026 | $0 \times 52$ | 0.235 | $0 \times 92$ | 0.61 | 0xD2 | 4.8 |
| 0x13 | 0.028 | $0 \times 53$ | 0.240 | 0x93 | 0.62 | 0xD3 | 5.0 |
| 0x14 | 0.030 | 0x54 | 0.245 | 0x94 | 0.63 | 0xD4 | 5.2 |
| $0 \times 15$ | 0.032 | $0 \times 55$ | 0.250 | 0x95 | 0.64 | 0xD5 | 5.4 |
| 0x16 | 0.034 | $0 \times 56$ | 0.255 | 0x96 | 0.65 | 0xD6 | 5.6 |
| 0x17 | 0.036 | $0 \times 57$ | 0.260 | 0x97 | 0.66 | 0xD7 | 5.8 |
| 0x18 | 0.038 | 0x58 | 0.265 | 0x98 | 0.67 | 0xD8 | 6.0 |
| 0x19 | 0.040 | 0x59 | 0.270 | 0x99 | 0.68 | 0xD9 | 6.2 |
| 0x1A | 0.042 | 0x5A | 0.275 | $0 \times 9 \mathrm{~A}$ | 0.69 | 0xDA | 6.4 |
| 0x1B | 0.044 | 0x5B | 0.280 | 0x9B | 0.70 | 0xDB | 6.6 |
| 0x1C | 0.046 | 0x5C | 0.285 | 0x9C | 0.72 | 0xDC | 6.8 |
| 0x1D | 0.048 | 0x5D | 0.290 | 0x9D | 0.74 | 0xDD | 7.0 |
| 0x1E | 0.050 | 0x5E | 0.295 | 0x9E | 0.76 | 0xDE | 7.2 |
| 0x1F | 0.052 | 0x5F | 0.300 | 0x9F | 0.78 | 0xDF | 7.4 |
| 0x20 | 0.054 | 0x60 | 0.305 | 0xA0 | 0.80 | 0xE0 | 7.6 |
| $0 \times 21$ | 0.056 | 0x61 | 0.310 | $0 \times \mathrm{A} 1$ | 0.82 | 0xE1 | 7.8 |
| $0 \times 22$ | 0.058 | $0 \times 62$ | 0.315 | $0 \times \mathrm{A} 2$ | 0.84 | 0xE2 | 8.0 |
| $0 \times 23$ | 0.060 | 0x63 | 0.320 | $0 \times A 3$ | 0.86 | 0xE3 | 8.2 |
| $0 \times 24$ | 0.062 | 0x64 | 0.325 | 0xA4 | 0.88 | 0xE4 | 8.4 |
| $0 \times 25$ | 0.064 | $0 \times 65$ | 0.330 | 0xA5 | 0.90 | 0xE5 | 8.6 |
| 0x26 | 0.066 | 0x66 | 0.335 | 0xA6 | 0.92 | 0xE6 | 8.8 |
| $0 \times 27$ | 0.068 | 0x67 | 0.340 | 0xA7 | 0.94 | 0xE7 | 9 |
| $0 \times 28$ | 0.070 | 0x68 | 0.345 | 0xA8 | 0.96 | 0xE8 | 9.2 |

SLLSFP6A - DECEMBER 2022 - REVISED APRIL 2023
Table 7-3. Motor Inductance Look-Up Table (continued)

| MOTOR_IND (HEX) | $\mathrm{L}_{\mathrm{PH}}(\mathrm{mH})$ | MOTOR_IND (HEX) | $L_{\text {PH }}(\mathrm{mH})$ | MOTOR_IND (HEX) | $\mathrm{L}_{\mathrm{PH}}(\mathrm{mH})$ | MOTOR_IND (HEX) | $\mathrm{L}_{\mathrm{PH}}(\mathrm{mH})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x29 | 0.072 | 0x69 | 0.350 | $0 \times 49$ | 0.98 | 0xE9 | 9.4 |
| $0 \times 2 \mathrm{~A}$ | 0.074 | 0x6A | 0.355 | 0xAA | 1.00 | 0xEA | 9.6 |
| 0x2B | 0.076 | 0x6B | 0.360 | $0 \times A B$ | 1.05 | 0xEB | 9.8 |
| $0 \times 2 \mathrm{C}$ | 0.078 | 0x6C | 0.365 | 0xAC | 1.10 | 0xEC | 10.0 |
| 0x2D | 0.080 | 0x6D | 0.370 | OxAD | 1.15 | 0xED | 10.5 |
| 0x2E | 0.082 | 0x6E | 0.375 | 0xAE | 1.20 | 0xEE | 11.0 |
| 0x2F | 0.084 | 0x6F | 0.380 | 0xAF | 1.25 | 0xEF | 11.5 |
| 0x30 | 0.086 | 0x70 | 0.385 | 0xB0 | 1.30 | 0xF0 | 12.0 |
| 0x31 | 0.088 | 0x71 | 0.390 | 0xB1 | 1.35 | 0xF1 | 12.5 |
| 0x32 | 0.090 | 0x72 | 0.395 | 0xB2 | 1.40 | 0xF2 | 13.0 |
| $0 \times 33$ | 0.092 | 0x73 | 0.400 | 0xB3 | 1.45 | 0xF3 | 13.5 |
| $0 \times 34$ | 0.094 | 0x74 | 0.405 | 0xB4 | 1.50 | 0xF4 | 14.0 |
| 0x35 | 0.096 | 0x75 | 0.410 | 0xB5 | 1.55 | 0xF5 | 14.5 |
| 0x36 | 0.098 | 0x76 | 0.415 | 0xB6 | 1.60 | 0xF6 | 15.0 |
| $0 \times 37$ | 0.100 | 0x77 | 0.420 | 0xB7 | 1.65 | 0xF7 | 15.5 |
| $0 \times 38$ | 0.105 | 0x78 | 0.425 | $0 \times B 8$ | 1.70 | 0xF8 | 16.0 |
| 0x39 | 0.110 | 0x79 | 0.430 | 0xB9 | 1.75 | 0xF9 | 16.5 |
| $0 \times 3 \mathrm{~A}$ | 0.115 | 0x7A | 0.435 | 0xBA | 1.80 | 0xFA | 17.0 |
| 0x3B | 0.120 | 0x7B | 0.440 | 0xBB | 1.85 | 0xFB | 17.5 |
| 0x3C | 0.125 | 0x7C | 0.445 | $0 \times B C$ | 1.90 | 0xFC | 18.0 |
| 0x3D | 0.130 | 0x7D | 0.450 | $0 \times B D$ | 1.95 | 0xFD | 18.5 |
| 0x3E | 0.135 | 0x7E | 0.455 | $0 \times B E$ | 2.00 | 0xFE | 19.0 |
| 0x3F | 0.140 | 0x7F | 0.460 | 0xBF | 2.05 | 0xFF | 20.0 |

### 7.3.12.3 Motor Back-EMF constant

The back-EMF constant describes the motor phase-to-neutral back-EMF voltage as a function of the motor speed. For a wye-connected motor, the motor BEMF constant refers to the BEMF as a function of time from the phase output to the center tap, $\mathrm{Kt}_{\mathrm{PH}} \mathrm{N}$ (denoted as $\mathrm{Kt}_{\mathrm{PH}} \mathrm{N}$ in Figure 7-40). For a delta-connected motor, the motor BEMF constant refers to the equivalent phase to center tap in the wye configuration in Figure 7-40.


Figure 7-40. Motor back-EMF constant

For both the delta-connected motor and the wye-connected motor, the easy way to get the equivalent $\mathrm{Kt}_{\text {ph_N }}$ is to measure the peak value of BEMF on scope for one electrical cycle between two phase terminals ( $E_{P H}$ ), and then multiply by time duration of one electrical cycle and in order to convert from phase-to-phase to phase-to-neutral divide by sqrt(3) as shown in Equation 5 .

$$
\begin{equation*}
K t_{P H_{-} N}=1 / \sqrt{3} \times E_{P H} \times t_{E} \tag{5}
\end{equation*}
$$

Configure the motor BEMF constant ( $\mathrm{Kt}_{\text {PH_N }}$ ) to a nearest value from Table 7-4.
Table 7-4. Motor BEMF constant Look-Up Table

| MOTOR_BEMF CONST (HEX) | $\mathrm{Kt}_{\mathrm{PH}} \mathrm{N}$ (mV/Hz) | MOTOR_BEMF_ CONST (HEX) | $\mathrm{Kt}_{\mathrm{PH}} \mathrm{N}$ ( $\mathrm{mV} / \overline{\mathrm{Hz}}$ ) | MOTOR_BEMF CONST (HEX) | $\mathrm{Kt}_{\mathrm{PH}} \mathrm{N}$ (mV/Hz) | MOTOR_BEM F_CONST (HEX) | $\mathrm{Kt}_{\mathrm{PH}} \mathrm{N}$ ( $\mathrm{mV} / \mathrm{Hz}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 00$ | Self <br> Measurement (see Motor Parameter Extraction Tool (MPET)) | $0 \times 40$ | 14.5 | $0 \times 80$ | 46.5 | $0 \times C 0$ | 210 |
| $0 \times 01$ | 0.6 | $0 \times 41$ | 15.0 | $0 \times 81$ | 47.0 | $0 \times C 1$ | 220 |
| $0 \times 02$ | 0.7 | 0x42 | 15.5 | $0 \times 82$ | 47.5 | 0xC2 | 230 |
| $0 \times 03$ | 0.8 | $0 \times 43$ | 16.0 | $0 \times 83$ | 48.0 | 0xC3 | 240 |
| 0x04 | 0.9 | $0 \times 44$ | 16.5 | $0 \times 84$ | 48.5 | $0 \times C 4$ | 250 |
| 0x05 | 1.0 | $0 \times 45$ | 17.0 | $0 \times 85$ | 49.0 | $0 \times C 5$ | 260 |
| 0x06 | 1.1 | $0 \times 46$ | 17.5 | $0 \times 86$ | 49.5 | 0xC6 | 270 |
| 0x07 | 1.2 | $0 \times 47$ | 18.0 | $0 \times 87$ | 50.0 | $0 \times C 7$ | 280 |
| $0 \times 08$ | 1.3 | $0 \times 48$ | 18.5 | $0 \times 88$ | 51 | 0xC8 | 290 |
| 0x09 | 1.4 | 0x49 | 19.0 | 0x89 | 52 | 0xC9 | 300 |
| $0 \times 0 \mathrm{~A}$ | 1.5 | $0 \times 4 \mathrm{~A}$ | 19.5 | $0 \times 8 \mathrm{~A}$ | 53 | 0xCA | 320 |
| $0 \times 0 \mathrm{~B}$ | 1.6 | $0 \times 4 \mathrm{~B}$ | 20.0 | $0 \times 8 \mathrm{~B}$ | 54 | 0xCB | 340 |
| 0x0C | 1.7 | 0x4C | 20.5 | $0 \times 8 \mathrm{C}$ | 55 | 0xCC | 360 |
| $0 \times 0 \mathrm{D}$ | 1.8 | 0x4D | 21.0 | 0x8D | 56 | 0xCD | 380 |
| $0 \times 0 \mathrm{E}$ | 1.9 | 0x4E | 21.5 | $0 \times 8 \mathrm{E}$ | 57 | 0xCE | 400 |
| 0x0F | 2.0 | 0x4F | 22.0 | $0 \times 8 \mathrm{~F}$ | 58 | 0xCF | 420 |
| 0x10 | 2.2 | 0x50 | 22.5 | 0x90 | 59 | 0xD0 | 440 |
| 0x11 | 2.4 | 0x51 | 23.0 | 0x91 | 60 | $0 \times D 1$ | 460 |
| 0x12 | 2.6 | 0x52 | 23.5 | 0x92 | 61 | 0xD2 | 480 |
| $0 \times 13$ | 2.8 | 0x53 | 24.0 | 0x93 | 62 | 0xD3 | 500 |
| 0x14 | 3.0 | 0x54 | 24.5 | 0x94 | 63 | 0xD4 | 520 |
| 0x15 | 3.2 | $0 \times 55$ | 25.0 | 0x95 | 64 | 0xD5 | 540 |
| 0x16 | 3.4 | 0x56 | 25.5 | 0x96 | 65 | 0xD6 | 560 |
| 0x17 | 3.6 | $0 \times 57$ | 26.0 | 0x97 | 66 | 0xD7 | 580 |
| 0x18 | 3.8 | 0x58 | 26.5 | 0x98 | 67 | 0xD8 | 600 |
| 0x19 | 4.0 | $0 \times 59$ | 27.0 | 0x99 | 68 | 0xD9 | 620 |
| $0 \times 1 \mathrm{~A}$ | 4.2 | 0x5A | 27.5 | 0x9A | 69 | 0xDA | 640 |
| $0 \times 1 \mathrm{~B}$ | 4.4 | $0 \times 5 B$ | 28.0 | $0 \times 9 \mathrm{~B}$ | 70 | 0xDB | 660 |
| 0x1C | 4.6 | $0 \times 5 \mathrm{C}$ | 28.5 | 0x9C | 72 | 0xDC | 680 |
| 0x1D | 4.8 | 0x5D | 29.0 | 0x9D | 74 | 0xDD | 700 |
| 0x1E | 5.0 | $0 \times 5 \mathrm{E}$ | 29.5 | 0x9E | 76 | 0xDE | 720 |
| 0x1F | 5.2 | $0 \times 5 \mathrm{~F}$ | 30.0 | 0x9F | 78 | 0xDF | 740 |
| 0x20 | 5.4 | 0x60 | 30.5 | 0xA0 | 80 | 0xE0 | 760 |

Table 7-4. Motor BEMF constant Look-Up Table (continued)

| MOTOR BEMF CONST (HEX) | $\mathrm{Kt}_{\mathrm{PH}} \mathrm{N}$ (mV/Hz) | MOTOR_BEMF_ CONST (HEX) | $\mathrm{Kt}_{\mathrm{PH}} \mathrm{N}$ ( $\mathrm{mV} / \mathrm{Hz}$ ) | MOTOR BEMF CONST (HEX) | $\mathrm{Kt}_{\mathrm{PH}} \mathrm{N}$ (mV/Hz) | MOTOR BEM F_CONST (HEX) | $\mathrm{Kt}_{\mathrm{PH}} \mathrm{N}$ (mV/Hz) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 21$ | 5.6 | $0 \times 61$ | 31.0 | $0 \times \mathrm{A} 1$ | 82 | 0xE1 | 780 |
| $0 \times 22$ | 5.8 | $0 \times 62$ | 31.5 | $0 \times \mathrm{A} 2$ | 84 | 0xE2 | 800 |
| $0 \times 23$ | 6.0 | 0x63 | 32.0 | 0xA3 | 86 | 0xE3 | 820 |
| $0 \times 24$ | 6.2 | $0 \times 64$ | 32.5 | $0 \times \mathrm{A} 4$ | 88 | 0xE4 | 840 |
| $0 \times 25$ | 6.4 | $0 \times 65$ | 33.0 | 0xA5 | 90 | 0xE5 | 860 |
| 0x26 | 6.6 | $0 \times 66$ | 33.5 | 0xA6 | 92 | 0xE6 | 880 |
| $0 \times 27$ | 6.8 | $0 \times 67$ | 34.0 | 0xA7 | 94 | 0xE7 | 900 |
| $0 \times 28$ | 7.0 | $0 \times 68$ | 34.5 | $0 \times \mathrm{A} 8$ | 96 | 0xE8 | 920 |
| 0x29 | 7.2 | $0 \times 69$ | 35.0 | 0xA9 | 98 | 0xE9 | 940 |
| $0 \times 2 \mathrm{~A}$ | 7.4 | $0 \times 6 \mathrm{~A}$ | 35.5 | 0xAA | 100 | 0xEA | 960 |
| $0 \times 2 \mathrm{~B}$ | 7.6 | $0 \times 6 \mathrm{~B}$ | 36.0 | $0 \times A B$ | 105 | 0xEB | 980 |
| $0 \times 2 \mathrm{C}$ | 7.8 | $0 \times 6 \mathrm{C}$ | 36.5 | 0xAC | 110 | 0xEC | 1000 |
| 0x2D | 8.0 | $0 \times 6 \mathrm{D}$ | 37.0 | 0xAD | 115 | 0xED | 1050 |
| $0 \times 2 \mathrm{E}$ | 8.2 | $0 \times 6 \mathrm{E}$ | 37.5 | 0xAE | 120 | 0xEE | 1100 |
| $0 \times 2 \mathrm{~F}$ | 8.4 | $0 \times 6 \mathrm{~F}$ | 38.0 | $0 \times A F$ | 125 | 0xEF | 1150 |
| 0x30 | 8.6 | 0x70 | 38.5 | 0xB0 | 130 | 0xF0 | 1200 |
| $0 \times 31$ | 8.8 | 0x71 | 39.0 | 0xB1 | 135 | 0xF1 | 1250 |
| $0 \times 32$ | 9.0 | $0 \times 72$ | 39.5 | $0 \times B 2$ | 140 | 0xF2 | 1300 |
| $0 \times 33$ | 9.2 | $0 \times 73$ | 40.0 | $0 \times B 3$ | 145 | 0xF3 | 1350 |
| $0 \times 34$ | 9.4 | 0x74 | 40.5 | 0xB4 | 150 | 0xF4 | 1400 |
| $0 \times 35$ | 9.6 | 0x75 | 41.0 | 0xB5 | 155 | 0xF5 | 1450 |
| $0 \times 36$ | 9.8 | 0x76 | 41.5 | 0xB6 | 160 | 0xF6 | 1500 |
| $0 \times 37$ | 10.0 | 0x77 | 42.0 | $0 \times B 7$ | 165 | 0xF7 | 1550 |
| $0 \times 38$ | 10.5 | 0x78 | 42.5 | $0 \times B 8$ | 170 | 0xF8 | 1600 |
| $0 \times 39$ | 11.0 | 0x79 | 43.0 | 0xB9 | 175 | 0xF9 | 1650 |
| $0 \times 3 \mathrm{~A}$ | 11.5 | 0x7A | 43.5 | 0xBA | 180 | 0xFA | 1700 |
| $0 \times 3 \mathrm{~B}$ | 12.0 | $0 \times 7 \mathrm{~B}$ | 44.0 | $0 \times B B$ | 185 | 0xFB | 1750 |
| $0 \times 3 \mathrm{C}$ | 12.5 | 0x7C | 44.5 | 0xBC | 190 | 0xFC | 1800 |
| 0x3D | 13.0 | 0x7D | 45.0 | 0xBD | 195 | 0xFD | 1850 |
| $0 \times 3 \mathrm{E}$ | 13.5 | 0x7E | 45.5 | 0xBE | 200 | 0xFE | 1900 |
| 0x3F | 14.0 | 0x7F | 46.0 | 0xBF | 205 | 0xFF | 2000 |

### 7.3.13 Motor Parameter Extraction Tool (MPET)

The MCF8315A uses motor winding resistance, motor winding inductance and Back-EMF constant to estimate motor position in closed loop operation. The MCF8315A has capability of automatically measuring motor parameters in offline state, rather than having the user enter the values themselves. The MPET routine measures motor winding resistance, inductance, back EMF constant and mechanical load inertia and frictional coefficients. Offline measurement of parameters takes place before normal motor operation. TI recommends to estimate the motor parameters before motor startup to minimize the impact caused due to possible parameter variations.

Figure 7-41 shows the sequence of operation in the MPET routine. The MPET routine is entered when either the MPET_CMD bit is set to 1 b or a non-zero target speed is set. The MPET routine consists of four steps namely, IPD, Open Loop Acceleration, Current Ramp Down and Coasting. Each one of these steps are executed if the condition shown below the step evaluates to TRUE; if the condition evaluates to FALSE, the algorithm bypasses that particular step and moves on to the next step in the sequence. Once all the 4 steps are completed (or

MCF8315A
bypassed), the algorithm exits the MPET routine. If target speed is set to a non-zero value, the algorithm begins the start-up and acceleration sequence (to target speed reference) once MPET routine is exited.


Figure 7-41. MPET Sequence
TI proprietary MPET routine includes following sequence of operation.

- IPD: The MPET routine starts with IPD, if the user enables motor winding resistance or inductance measurement by setting MPET_R = 1 b and MPET_L $=1 \mathrm{~b}$ or if the user defines MOTOR_RES $=0$ or MOTOR_IND $=0$. The IPD during MPET can be configured using MPET specific configuration parameters or using the normal motor operation IPD configuration parameters. The IPD configuration selection is done using MPET_IPD_SELECT. With MPET_IPD_SELECT = 1b, the IPD current limit is configured using MPET_IPD_CURRENT_LIMIT and the IPD repeat number is configured using MPET_IPD_FREQ. With MPET_IPD_SELECT = 0b, the IPD current limit and the repeat number is configured using IPD_CURR_THR and IPD_REPEAT. The IPD timer over flow or the IPD current decay time more than three times the current ramp up time can result in MPET_IPD_FAULT. TI recommends to run the MPET multiple times to observe for consistent resistance and inductance reading.
- Open loop Acceleration:

After IPD, the MPET routine run align and then open loop acceleration if the back-EMF constant or mechanical parameter measurement are enabled by setting MPET_KE $=1 \mathrm{~b}$ and MPET_MECH $=1 \mathrm{~b}$. The MPET routine incorporates the sequences for mechanical parameter measurement, if the speed loop PI constants are defined as zero, even if MPET_MECH = Ob. User can configure MPET specific open loop configuration parameters or use normal motor operation open loop configuration parameters. The open loop configuration selection is done using MPET_KE_MEAS_PARAMETER_SELECT. With MPET_KE_MEAS_PARAMETER_SELECT = 1 b , the speed slew rate is defined using MPET_OPEN_LOOP_SLEW_RATE, the open loop current reference is defined using MPET_OPEN_LOOP_CURR_REF and the open loop speed reference is defined using MPET_OPEN_LOOP_SPEED_REF. With MPET_KE_MEAS_PARAMETER_SELECT = 0b, the speed slew rate is defined using OL_ACC_A1 and OL_ACC_A2, 80\% of ILIMIT for current reference and $50 \%$ of MAX_SPEED for speed reference.

- Current Ramp Down: After open loop acceleration, if the mechanical parameter measurement is enabled, then the MPET routine optimizes the motor current to lower value sufficient to support the load. If mechanical parameter measurement is disabled (MPET_MECH $=0 \mathrm{~b}$, or non-zero speed loop PI parameters) then the MPET will not have the current ramp down sequence.
- Coasting: MPET routine completes the sequence by allowing the motor to coast by enabling Hi-Z. The motor back EMF and indicative values of mechanical parameters are measured during the motor coasting period. If the motor back EMF is lower than the threshold defined in STAT_DETECT_THR, the MPET_BEMF_FAULT is generated.


## Selecting the parameters from EEPROM or MPET

The MPET estimated values are available in the MTR_PARAMS Register. Setting the MPET_WRITE_SHADOW bit to 1, writes the MPET estimated values to the shadow registers and the user-configured (from EEPROM) values in MOTOR_RES, MOTOR_IND, MOTOR_BEMF_CONST, CURR_LOOP_KP, CURR_LOOP_KI, SPD_LOOP_KP and SPD_LOOP_KI shadow registers will be overwritten by the estimated values from MPET. If any of the shadow registers are initialized to zero (from EEPROM registers), the MPET estimated values are used for those registers independent of the MPET_WRITE_SHADOW setting. The MPET calculates the
the mechanical parameters including the inertia and frictional coefficient at the shaft (includes both motor and shaft coupled load). These values are used to set an initial values speed loop KP and KI. The estimated speed loop KP and KI setting can be used as an initial setting only and TI recommends to tune these parameters on application by the user based on the performance requirement.

### 7.3.14 Anti-Voltage Surge (AVS)

When a motor is driven, energy is transferred from the power supply into the motor. Some of this energy is stored in the form of inductive and mechanical energy. If the speed command suddenly drops such that the BEMF voltage generated by the motor is greater than the voltage that is applied to the motor, then the mechanical energy of the motor is returned to the power supply and the $\mathrm{V}_{\mathrm{M}}$ voltage surges. The AVS feature works to prevent this voltage surge on $\mathrm{V}_{\mathrm{M}}$ and can be enabled by setting AVS_EN to 1b. AVS can be disabled by setting AVS_EN to Ob. When AVS is disabled, the deceleration rate is configured through CL_DEC_CONFIG

### 7.3.15 Output PWM Switching Frequency

The MCF8315A provides the option to configure the output PWM switching frequency of the MOSFETs through PWM_FREQ_OUT. PWM_FREQ_OUT has range of $10-75 \mathrm{kHz}$. In order to select optimal output PWM switching frequency, user has to make tradeoff between the current ripple and the switching losses. Generally, motors having lower L/R ratio require higher PWM switching frequency to reduce current ripple.

### 7.3.16 Active Braking

Decelerating the motor quickly requires motor mechanical energy to be extracted and disposed - input DC voltage increases if this energy is returned to the DC input supply. When active braking is enabled, energy taken from DC power supply is used to brake the motor - this prevents DC voltage spike during fast deceleration. The mechanical energy of the motor and energy taken from DC source, both are dissipated within the motor itself. ACTIVE_BRAKE_EN should be set to 1 b to enable active braking and avoid DC bus voltage spike during fast motor deceleration. Active braking can also be used during reverse drive (see Reverse Drive) or motor stop (see Active Spin-Down) to reduce the motor speed quickly without DC voltage spike.

The maximum limit on the current sourced from the DC bus ( $\mathrm{i}_{\mathrm{dc}}$ _ref) during active braking can be configured using ACTIVE_BRAKE_CURRENT_LIMIT. The power flow control during active braking is achieved by using both Q-axis ( $\mathrm{i}_{\mathrm{q}}$ ) and D-axis ( $\mathrm{i}_{\mathrm{d}}$ ) components of current. The D-axis current reference ( $\mathrm{i}_{\mathrm{d}}$ ref) is generated from the error between DC bus current limit ( $\mathrm{i}_{\mathrm{dc}}$ ref) and the estimated DC bus current ( $\mathrm{i}_{\mathrm{dc}}$ ) using a PI controller. The $i_{d c}$ value is estimated from the measured phase currents, phase voltage and DC bus voltage, using power balance equation (equating the instantaneous DC bus power to sum of all three instantaneous phase power assuming 100\% efficiency). During active braking, the DC bus current limit (idc_ref) starts from zero and linearly increases to ACTIVE_BRAKE_CURRENT_LIMIT with current slew rate as defined by ACTIVE_BRAKE_BUS_CURRENT_SLEW_RATE. The gain constants of PI controller can be configured using ACTIVE_BRAKE_KP and ACTIVE_BRAKE_KI. Figure 7-42 shows the active braking id current control loop.


Figure 7-42. Active Braking Current Control Loop for $\mathrm{i}_{\mathrm{d}}$ ref

### 7.3.17 PWM Modulation Schemes

The MCF8315 supports two different modulation schemes, namely, continuous and discontinuous space vector PWM modulation schemes. In continuous PWM modulation, all the three phases switch all the time as per the defined switching frequency. In discontinuous PWM modulation, one of the phases is clamped to ground for $120^{\circ}$ electrical period, and the other two phases are pulse width modulated. The modulation scheme is configured using PWM_MODE. Figure 7-43 shows the modulated average phase voltages for different modulation schemes.

MCF8315A
www.ti.com


Sinusoidal voltage from phase to phase


Voltage from Phase to GND - Continuous PWM modulation



Voltage from Phase to GND - Discontinuous PWM modulation

Figure 7-43. Continuous and Discontinuous PWM Modulation Phase Voltages
Continuous modulation helps in reducing current ripple for motors having low inductance but it results in higher switching losses because all three phases are switching. Discontinuous modulation has lower switching losses due to only two phases switching at a time, but higher current ripple.

### 7.3.18 Dead Time Compensation

Dead time is inserted between the switching instants of high-side and low-side MOSFET in a half bridge leg to avoid shoot-through condition. Due to dead time insertion, the expected voltage and applied voltage at the phase node differ based on the phase current direction. The phase node voltage distortion introduces undesired distortion in the phase current causing audible noise. The distortion in current waveform due to dead time appear as sixth harmonic of fundamental frequency in the dq reference frame. The MCF8315 integrates a proprietary dead time compensation using a resonant controller to control the sixth harmonic component in phase current to zero, ensuring that the current distortion due to dead time is alleviated. The resonant controller is employed in both $\mathrm{i}_{\mathrm{q}}$ and $\mathrm{i}_{\mathrm{d}}$ control paths. The dead time compensation can be enabled or disabled by configuring DEADTIME_COMP_EN.

### 7.3.19 Motor Stop Options

The MCF8315A provides different options for stopping the motor which can be configured by MTR_STOP.

### 7.3.19.1 Coast (Hi-Z) Mode

Coast (Hi-Z) mode is configured by setting MTR_STOP to 000b. When motor stop command is received, the MCF8315A will transition into a high impedance (Hi-Z) state by turning off all MOSFETs. When the MCF8315A transitions from driving the motor into a $\mathrm{Hi}-\mathrm{Z}$ state, the inductive current in the motor windings continues to flow and the energy returns to the power supply through the body diodes in the MOSFET output stage (see example Figure 7-44).


High-Impedance State

Figure 7-44. Coast (Hi-Z) Mode
In this example, current is applied to the motor through the high-side phase-A MOSFET (HSA), high-side phaseB MOSFET(HSB) and returned through the low-side phase-C MOSFET (LSC). When motor stop command is received all 6 MOSFETs transition to Hi-Z state and the inductive energy returns to supply through body diodes of MOSFETs LSA, LSB and HSC.

### 7.3.19.2 Recirculation Mode

Recirculation mode is configured by setting MTR_STOP to 001b. In order to prevent the inductive energy from returning to DC input supply during motor stop, the MCF8315A allows current to circulate within the MOSFETs by selectively turning OFF some of the active (ON) MOSFETs for a certain time (auto calculated recirculation time to allow the inductive current to decay to zero) before transitioning into Hi-Z by turning OFF the remaining MOSFETs.
Depending on the phase voltage pattern at the time of receiving the stop command, either low-side (see Figure $7-45$ ) or high-side recirculation (see Figure 7-46) will be used to stop the motor without sending the inductive energy back to the DC input supply.


Figure 7-45. Low-Side Recirculation


Driving State


High-Side Recirculation Mode

Figure 7-46. High-Side Recirculation

### 7.3.19.3 Low-Side Braking

Low-side braking mode is configured by setting MTR_STOP to 010b. When a motor stop command is received, the output speed is reduced to a value defined by BRAKE_SPEED_THRESHOLD prior to turning all low-side MOSFETs ON (see example Figure 7-47) for a time configured by MTR_STOP_BRK_TIME. If the motor speed is below BRAKE_SPEED_THRESHOLD prior to receiving stop command, then the MCF8315A transitions directly into the brake state. After applying the brake for MTR_STOP_BRK_TIME, the MCF8315A transitions into the Hi-Z state by turning OFF all MOSFETs.


Driving State


Low-Side Braking

Figure 7-47. Low-Side Braking
The MCF8315A can also enter low-side braking through BRAKE pin input. When BRAKE pin is pulled to HIGH state, the output speed is reduced to a value defined by BRAKE_SPEED_THRESHOLD prior to turning all low-side MOSFETs ON. In this case, MCF8315A stays in low-side brake state till BRAKE pin changes to LOW state.

### 7.3.19.4 High-Side Braking

High-side braking mode is configured by setting MTR_STOP to 011b. When a motor stop command is received, the output speed is reduced to a value defined by BRAKE_SPEED_THRESHOLD prior to turning all high-side MOSFETs ON (see example Figure 7-48) for a time configured by MTR_STOP_BRK_TIME. If the motor speed is below BRAKE_SPEED_THRESHOLD prior to receiving stop command, then the MCF8315A transitions directly into the brake state. After applying the brake for MTR_STOP_BRK_TIME, the MCF8315A transitions into $\mathrm{Hi}-\mathrm{Z}$ state by turning OFF all MOSFETs.


Driving State


High-Side Braking

Figure 7-48. High-Side Braking

### 7.3.19.5 Active Spin-Down

Active spin down mode is configured by setting MTR_STOP to 100b. When a motor stop command is received, the MCF8315A reduces SPEED_REF to ACT_SPIN_THR and then transitions to Hi-Z state by turning all MOSFETs OFF. The advantage of this mode is that by reducing SPEED_REF, the motor is decelerated to lower speed thereby reducing the phase currents before entering Hi-Z. Now, when the motor transitions into Hi-Z state, the energy transfer to the power supply is reduced. The threshold ACT_SPIN_THR needs to configured high enough for MCF8315A to not lose synchronization with the motor.

### 7.3.19.6 Align Braking

Align braking based stop mode is configured by setting MTR_STOP to 101b. In this mode, on receiving the motor stop command, MCF8315A reduces the motor speed to a value defined by BRAKE_SPEED_THRSHOLD before bringing the motor to align stop by injecting a DC current through a particular phase pattern for a time configured by MTR_STOP_BRK_TIME. The phase pattern during align stop is generated based on the angle at which align needs to be performed and this angle can be configured through ALIGN_ANGLE or the last commutation angle. ALIGN_BRAKE_ANGLE_SEL can be configured to decide which align angle is to be used by MCF8315A. The current limit threshold during align braking is configured through ALIGN_OR_SLOW_CURRENT LIMIT.

### 7.3.20 FG Configuration

The MCF8315A provides information about the motor speed through the Frequency Generate (FG) pin. In MCF8315A, the FG pin output is configured through FG_CONFIG. When FG_CONFIG is configured to 0b, the FG output is active as long as the MCF8315A is driving the motor. When FG_CONFIG is configured to 1 b , the MCF8315A provides an FG output until the motor back-EMF falls below FG_BEMF_THR.

### 7.3.20.1 FG Output Frequency

The FG output frequency can be configured by FG_DIV. Many applications require the FG output to provide a pulse for every mechanical rotation of the motor Different FG_DIV configurations can accomplish this for 2-pole up to 30 -pole motors.

Figure 7-49 shows the FG output when MCF8315A has been configured to provide FG pulses once every electrical cycle ( 2 poles), once every two electrical cycle (4 poles), once every three electrical cycles ( 6 poles), once every four electrical cycles (8 poles), and so on.


Figure 7-49. FG Frequency Divider

### 7.3.20.2 FG Open-Loop and Lock Behavior

During closed loop operation, the driving speed (FG output frequency) and the actual motor speed are synchronized. During open-loop operation, however, FG may not reflect the actual motor speed. During motorlock condition, the FG output is driven high.

The MCF8315A provides three options for controlling the FG output during open loop, as shown in Figure 7-50. The selection of these options is configured through FG_SEL.
If FG_SEL is set to,

- 00b: When in open loop, the FG output is based on the driving frequency.
- 01b: When in open loop, the FG output will be driven high.
- 10b: The FG output will reflect the driving frequency during open loop operation in the first motor start-up cycle after power-on, sleep/standby; FG will be held high during open loop operation in subsequent start-up cycles.



Startup after power on or wake up
from sleep or standby mode
Startup after power on or wake up
from sleep or standby mode


Any subsequent startup without power down, sleep, or standby.

Figure 7-50. FG Behavior During Open Loop

### 7.3.21 DC Bus Current Limit

The DC bus current limit feature can be used in applications to limit the current supplied by source without entering the constant current mode. The DC bus current limit feature can be enabled by setting BUS_CURRENT_LIMIT_ENABLE to 1b. The DC bus current limit threshold can be configured using BUS_CURRENT_LIMIT. The DC bus current limit limits the speed reference and a functional diagram is shown in Figure 7-51. Enabling this feature may restrict the speed of the motor so that current drawn from source is limited. The algorithm estimates the bus current using the measured phase currents, phase voltage and DC bus voltage. The current limit status is reported on BUS_CURRENT_LIMIT_STATUS.


Figure 7-51. DC Bus Current Limit Functional Block Diagram

### 7.3.22 Protections

The MCF8315A is protected from a host of fault events including motor lock, VM undervoltage, AVDD undervoltage, buck undervoltage, charge pump undervoltage, overtemperature and overcurrent events. Table $7-5$ summarizes the response, recovery modes, power stage status, reporting mechanism for different faults.

## Note

1. Actionable faults (latched or retry) are always reported on nFAULT pin (as logic low).
2. Actionable faults (latched or retry) are reported on ALARM pin (as logic high) when ALARM_PIN_EN is set to 1 b .
3. Report only faults are reported on nFAULT (as logic low) only when ALARM_PIN_EN is set to Ob. When ALARM_PIN_EN is set to 1b, report only faults are reported only on ALARM pin (as logic high) while nFAULT stays high (external pull-up).
4. Priority order for multi-fault scenarios is latched > slower retry time fault > faster retry time fault $>$ report only fault. For example, if a latched and retry fault happen simultaneously, the device stays latched in fault mode until user issues clear fault command by writing 1b to CLR_FLT. If two retry faults with different retry times happen simultaneously, the device retries only after the longer (slower) retry time lapses.
5. Recovery refers only to state of FETs (Hi-Z or active) after the fault condition is removed.

Automatic indicates that the device automatically recovers (and FETs are active) when retry time lapses after the fault condition is removed. Latched indicates that the device waits for clearing of fault condition (by writing 1 b to CLR_FLT bit) to make the FETs active again.
6. Actionable (latched or retry) faults can take up to $200-\mathrm{ms}$ after fault response (FETs in Hi -Z) to be reported on nFAULT pin (as logic low), ALARM pin (as logic high) and fault status registers.
7. Latched faults can take up to $200-\mathrm{ms}$ after CLR_FLT command is issued (over $\mathrm{I}^{2} \mathrm{C}$ ) to be cleared.

Table 7-5. Fault Action and Response

| FAULT | CONDITION | CONFIGURATION | REPORT | FETs | DIGITAL | RECOVERY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VM undervoltage | $\mathrm{V}_{\mathrm{VM}}<\mathrm{V}_{\text {UVLO }}$ | - | - | Hi-Z | Disabled | Automatic: $\mathrm{V}_{\mathrm{VM}}>\mathrm{V}_{\mathrm{UVLO}}$ |
| AVDD undervoltage | $\mathrm{V}_{\text {AVDD }}<\mathrm{V}_{\text {AVDD_UV }}$ | - | - | Hi-Z | Disabled | Automatic: $\mathrm{V}_{\text {AVDD }}>\mathrm{V}_{\text {AVDD_UV }}$ |
| Buck undervoltage (BUCK_UV) | $\mathrm{V}_{\text {FB_BK }}<\mathrm{V}_{\text {BK_UV }}$ | - | - | Active/Hi-Z | Active/Disabled | $\begin{gathered} \text { Automatic: } \\ \mathrm{V}_{\text {FB_BK }}>\mathrm{V}_{\text {BK_UV }} \end{gathered}$ |
| Charge pump undervoltage (VCP_UV) | $\mathrm{V}_{\mathrm{CP}}<\mathrm{V}_{\text {CPUV }}$ | - | nFAULT and GATE_DRIVER_FA ULT_STATUS register | Hi-Z | Active | Automatic: $\mathrm{V}_{\mathrm{VCP}}>\mathrm{V}_{\mathrm{CPUV}}$ |
|  |  | OVP_EN = 0b | None | Active | Active | No action |
| Over Voltage Protection (OVP) | $\mathrm{V}_{\mathrm{VM}}>\mathrm{V}_{\text {OVP }}$ | OVP_EN = 1 b | nFAULT and GATE_DRIVER_FA ULT_STATUS register | Hi-Z | Active | Automatic: $\mathrm{V}_{\mathrm{VM}}<\mathrm{V}_{\mathrm{OVP}}$ |

MCF8315A
www.ti.com
Table 7-5. Fault Action and Response (continued)

| FAULT | CONDITION | CONFIGURATION | REPORT | FETs | DIGITAL | RECOVERY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | OCP_MODE = 00b | nFAULT and GATE DRIVER FA ULT_STATUS register | Hi-Z | Active | Latched: <br> CLR_FLT |
| Over Current Protection (OCP) | $\mathrm{IPHASE}>\mathrm{l}_{\text {OCP }}$ | OCP_MODE $=01 \mathrm{~b}$ | nFAULT and GATE_DRIVER_FA ULT_STATUS register | Hi-Z | Active | Retry: $t_{\text {RETRY }}$ |
|  |  | OCP_MODE $=10 \mathrm{~b}$ | nFAULT and GATE_DRIVER_FA ULT_STATUS register | Active | Active | No action |
|  |  | OCP_MODE = 11b | None | Active | Active | No action |
| Buck Overcurrent Protection (BUCK_OCP) | $\mathrm{I}_{\mathrm{BK}}>\mathrm{I}_{\text {BK_OCP }}$ | - | - | Hi-Z | Disabled | Automatic |
|  |  | $\begin{aligned} & \text { MTR_LCK_MODE = } \\ & \text { 0000b or 0001b } \end{aligned}$ | nFAULT and CONTROLLER_FA ULT_STATUS register | Hi-Z | Active | Latched: CLR_FLT |
|  |  | $\begin{gathered} \text { MTR_LCK_MODE }= \\ 0010 \mathrm{~b} \end{gathered}$ | nFAULT and CONTROLLER FA ULT STATUS register | High side brake | Active | Latched: CLR_FLT |
|  |  | $\underset{\text { 0011b }}{\text { MTR_LCK_MODE }}=$ | nFAULT and CONTROLLER FA ULT_STATUS register | Low side brake | Active | Latched: CLR_FLT |
| Motor Lock (MTR_LCK ) | Motor lock: Abnormal Speed; No Motor Lock; | $\begin{gathered} \text { MTR_LCK_MODE }= \\ 0100 \mathrm{~b} \text { or 0101b } \end{gathered}$ | nFAULT and CONTROLLER_FA ULT_STATUS register | Hi-Z | Active | Retry: tLCK_RETRY |
|  |  | $\begin{gathered} \text { MTR_LCK_MODE } \\ 0110 \mathrm{~b} \end{gathered}$ | nFAULT and CONTROLLER FA ULT STATUS register | High side brake | Active | Retry: tLCK_RETRY |
|  |  | $\underset{\text { MTR_LCK_MODE }}{\text { 0111b }}=$ | nFAULT and CONTROLLER FA ULT STATUS register | Low side brake | Active | Retry: tLCK_RETRY |
|  |  | $\underset{1000 \mathrm{~b}}{\text { MTR_LCK_MODE }}=$ | nFAULT and CONTROLLER FA ULT_STATUS register | Active | Active | No action |
|  |  | $\underset{\text { 1xx1b }}{\text { MTR_LCK_MODE }}=$ | None | Active | Active | No action |
| Hardware LockDetection Current Limit (HW_LOCK_LIMIT) | Vsox $>$ HW_LOCK_ILIMIT | $\begin{gathered} \text { HW_LOCK_ILIMIT_MOD } \\ \mathrm{E}=0000 \mathrm{~b} \end{gathered}$ | nFAULT and CONTROLLER FA ULT STATUS register | Hi-Z | Active | Latched: CLR_FLT |
|  |  | $\begin{gathered} \text { HW_LOCK_ILIMIT_MOD } \\ E=0010 \mathrm{~b} \end{gathered}$ | nFAULT and CONTROLLER_FA ULT_STATUS register | High-side brake | Active | Latched: CLR_FLT |
|  |  | $\begin{gathered} \text { HW_LOCK_ILIMIT_MOD } \\ E=0011 \mathrm{~b} \end{gathered}$ | nFAULT and CONTROLLER_FA ULT_STATUS register | Low-side brake | Active | Latched: CLR_FLT |
|  |  | $\begin{gathered} \text { HW_LOCK_ILIMIT_MOD } \\ E=0100 \mathrm{~b} \end{gathered}$ | nFAULT and CONTROLLER FA ULT_STATUS register | Hi-Z | Active | Retry: tLCK_RETRY |
|  |  | HW_LOCK_ILIMIT_MOD $E=0110 \mathrm{~b}$ | nFAULT and CONTROLLER_FA ULT_STATUS register | High-side brake | Active | Retry: tLCK_RETRY |
|  |  | $\underset{\mathrm{E}=0111 \mathrm{~b}}{\mathrm{HW} \text { LOCK_ILIMIT_MOD }}$ | nFAULT and CONTROLLER FA ULT STATUS register | Low-side brake | Active | Retry: tLCK_RETRY |
|  |  | $\underset{E=1000 \mathrm{~b}}{\mathrm{HW} \text { _LOCK_ILIMI_MOD }}$ | nFAULT and CONTROLLER_FA ULT_STATUS register | Active | Active | No action |
|  |  | $\begin{gathered} \text { HW_LOCK_ILIMIT_MOD } \\ E=1 \times 1 \times 1 \mathrm{~b} \end{gathered}$ | None | Active | Active | No action |

Table 7-5. Fault Action and Response (continued)

| FAULT | CONDITION | CONFIGURATION | REPORT | FETs | DIGITAL | RECOVERY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Software LockDetection Current Limit (LOCK_LIMIT) | $\mathrm{V}_{\text {sox }}>$ LOCK_ILIMIT | $\underset{0000 \overline{\mathrm{~b}}}{\text { LOCK_ILIMITMODE }}=$ | nFAULT and CONTROLLER_FA ULT_STATUS register | Hi-Z | Active | Latched: <br> CLR_FLT |
|  |  | LOCK_ILIMIT_MODE $_{0010 \mathrm{~b}}=$ | nFAULT and CONTROLLER_FA ULT_STATUS register | High-side brake | Active | Latched: CLR_FLT |
|  |  | LOCK_ILIMIT_MODE $_{0011 \mathrm{~b}}=$ | nFAULT and CONTROLLER_FA ULT_STATUS register | Low-side brake | Active | Latched: CLR_FLT |
|  |  | $\underset{0100 \mathrm{~b}}{\text { LOCK_ILIMITMODE }}=$ | nFAULT and CONTROLLER_FA ULT_STATUS register | Hi-Z | Active | Retry: tLCk_RETRY |
|  |  | $\underset{0110 \mathrm{~b}}{\text { LOCK_ILIMITMODE }}=$ | nFAULT and CONTROLLER_FA ULT_STATUS register | High-side brake | Active | Retry: <br> tLCK_RETRY |
|  |  | LOCK_ILIMIT_MODE $_{0111 \mathrm{~b}}^{\text {(L) }}=$ | nFAULT and CONTROLLER_FA ULT_STATUS register | Low-side brake | Active | Retry: tLCK_RETRY |
|  |  | LOCK_ILIMIT_MODE $_{1000 \mathrm{~b}}$ | nFAULT and CONTROLLER_FA ULT_STATUS register | Active | Active | No action |
|  |  | $\text { LOCK_ILIMIT_MODE }_{1 \times x 1 \bar{b}}=$ | None | Active | Active | No action |
| IPD Timeout Fault (IPD_T1_FAULT and IPD_T2_FAULT) | IPD TIME > 500 ms (approx.), during IPD current ramp up or ramp down | IPD_TIMEOUT_FAULT_E $N=0 \bar{b}$ | - | Active | Active | No action |
|  |  | $\begin{gathered} \text { IPD_TIMEOUT_FAULT_E } \\ N=1 \overline{\mathrm{~b}} \end{gathered}$ | nFAULT and CONTROLLER_FA ULT_STATUS̄ register | Hi-Z | Active | Retry: tICK_RETRY |
| $\begin{gathered} \text { IPD Frequency } \\ \text { Fault } \\ \text { (IPD_FREQ_FAULT } \\ \text { ) } \end{gathered}$ | IPD pulse before the current decay in previous IPD pulse | $\begin{aligned} & \text { IPD_FREQ_FAULT_EN } \\ & \text { 0b } \end{aligned}$ | - | Active | Active | No action |
|  |  | IPD_FREQ_FAULT_EN $=$ | ```nFAULT and ULT STATUS̄ register``` | Hi-Z | Active | Retry: tLCK_RETRY |
| MPET IPD Fault (MPET_IPD_FAULT ) | Same as IPD Timeout Fault. | MPET_CMD $=1 \mathrm{~b}$ or MPET_R or MPET_L = 1 b | nFAULT and CONTROLLER FA ULT STATUS register | Hi-Z | Active | Latched: CLR_FLT |
| $\begin{aligned} & \text { MPET Back-EMF } \\ & \text { Fault } \\ & \text { (MPET_BEMF_FA } \\ & \text { ULT) } \end{aligned}$ | Motor Back EMF < STAT_DETECT_THR | $\begin{aligned} \text { MPET_CMD } & =1 \mathrm{~b} \text { or } \\ \text { MPET_KE } & =1 \mathrm{~b} \end{aligned}$ | nFAULT and CONTROLLER_FA ULT_STATUS register | Hi-Z | Active | Latched: <br> CLR_FLT |
| Maximum VM (overvoltage) fault | $\mathrm{V}_{\mathrm{VM}}>$ MAX_VM_MOTOR, if MAX_VM_MOTOR $\neq$ 000b | MAX_VM_MODE = 0b | nFAULT and CONTROLLER_FA ULT_STATUS̄ register | Hi-Z | Active | Latched: CLR_FLT |
|  |  | MAX_VM_MODE = 1b | nFAULT and CONTROLLER FA ULT_STATUS register | Hi-Z | Active | Automatic: $\left(\mathrm{V}_{\mathrm{VM}}<\mathrm{MAX}^{2} \mathrm{VM} \_M O T O R-1\right)-\mathrm{V}$ |
| Minimum VM (undervoltage) fault | $\mathrm{V}_{\text {VM }}$ < MIN_VM_MOTOR, if MIN_VM_MOTOR $=$ 000b | MIN_VM_MODE = 0b | nFAULT and CONTROLLER_FA ULT_STATUS register | Hi-Z | Active | Latched: <br> CLR_FLT |
|  |  | MIN_VM_MODE $=1 \mathrm{~b}$ | nFAULT and CONTROLLER_FA ULT_STATUS register | Hi-Z | Active | Automatic: <br> $\left(V_{V M}>\right.$ MIN_VM_MOTOR +0.5$)-\mathrm{V}$ |
| External Watchdog | Watchdog tickle does not arrive before configured time interval when <br> EXT_WDT_EN =1b. Refer Section 7.5.5 | EXT_WDT_FAULT_MOD $E=0 \mathrm{~b}$ | nFAULT and CONTROLLER_FA ULT_STATUS register | Active | Active | No action |
|  |  | EXT_WDT_FAULT_MOD $E=1 \mathrm{~b}$ | nFAULT and CONTROLLER FA ULT_STATUS register | Hi-Z | Active | Latched: CLR_FLT |

Table 7-5. Fault Action and Response (continued)

| FAULT | CONDITION | CONFIGURATION | REPORT | FETs | DIGITAL | RECOVERY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bus Current Limit | $I_{\mathrm{VM}}>$ <br> BUS_CURRENT_LIMIT. <br> Refer Section 7.3.21 | BUS_CURRENT_LIMIT_E NABLE $=1 \mathrm{~b}$ | nFAULT and CONTROLLER_FA ULT_STATUS register | Active; motor speed will be restricted to limit DC bus current | Active | Automatic: Speed restriction is removed when $\mathrm{I}_{\mathrm{Vm}}$ < BUS_CURRENT_LIMIT |
| Current Loop Saturation | Indication of current loop saturation due to lower $V_{V M}$ | SATURATION_FLAGS_E $N=\frac{1 \mathrm{~b}}{}$ | nFAULT and CONTROLLER FA ULT_STATUS register | Active; motor speed may not reach speed reference | Active | Automatic: motor will reach reference operating point upon exiting saturation |
| Speed Loop Saturation | Indication of speed loop saturation due to lower $\mathrm{V}_{\mathrm{VM}}$, lower ILIMIT setting etc., | SATURATION_FLAGS_E $N=\frac{1 \mathrm{~b}}{}$ | nFAULT and CONTROLLER_FA ULT_STATUS register | Active; motor speed may not reach speed reference | Active | Automatic: motor will reach reference operating point upon exiting saturation |
|  |  | OTW_REP = 0b | - | Active | Active | No action |
| Thermal warning (OTW) | $\mathrm{T}_{\text {J }}>\mathrm{T}_{\text {OTw }}$ | OTW_REP = 1b | nFAULT and GATE_DRIVER_FA ULT_STATUS register | Active | Active | Automatic: $\mathrm{T}_{J}<\mathrm{T}_{\text {OTW }}-\mathrm{T}_{\text {OTW_HYS }}$ |
| Thermal shutdown (TSD) | $\mathrm{T}_{j}>\mathrm{T}_{\text {TSD }}$ | - | nFAULT and GATE DRIVER FA ULT_STATUS register | Hi-Z | Active | Automatic: $\mathrm{T}_{\mathrm{J}}<\mathrm{T}_{\mathrm{TSD}}-\mathrm{T}_{\mathrm{TSD} \text { _HYS }}$ |

### 7.3.22.1 VM Supply UndervoItage Lockout

If at any time the input supply voltage on the VM pin falls lower than the $\mathrm{V}_{\text {UVLo }}$ threshold (VM UVLO falling threshold), all the integrated FETs, driver charge-pump and digital logic are disabled as shown in Figure 7-52. MCF8315A goes into reset state whenever VM UVLO event occurs.


Figure 7-52. VM Supply Undervoltage Lockout

### 7.3.22.2 AVDD Undervoltage Lockout (AVDD_UV)

If at any time the voltage on the AVDD pin falls lower than the $\mathrm{V}_{\text {AVDD_uv }}$ threshold, all the integrated FETs, driver charge-pump and digital logic controller are disabled. Since internal circuitry in MCF8315A is powered through the AVDD regulator, MCF8315A goes into reset state whenever AVDD UV event occurs.

### 7.3.22.3 BUCK UndervoItage Lockout (BUCK_UV)

If at any time the input supply voltage on the FB_BK pin falls lower than the $\mathrm{V}_{\mathrm{BK}}$ _uvLo threshold, both the high-side and low-side MOSFETs of the buck regulator are disabled. Since internal circuitry in MCF8315A is powered through the buck regulator, MCF8315A goes into reset state whenever buck UV event occurs.

### 7.3.22.4 VCP Charge Pump Undervoltage Lockout (CPUV)

If at any time the voltage on the VCP pin (charge pump) falls lower than the $\mathrm{V}_{\text {CPUV }}$ threshold, all the integrated FETs are disabled and the nFAULT pin is driven low. The DRIVER_FAULT and VCP_UV bits are set to 1 b in the status registers. Normal operation resumes (driver operation and the nFAULT pin is released) when the VCP undervoltage condition clears. The VCP_UV bit stays set until cleared through the CLR_FLT bit.

### 7.3.22.5 OvervoItage Protection (OVP)

If at any time input supply voltage on the VM pins rises higher than $\mathrm{V}_{\mathrm{OVP}}$, all the integrated FETs are disabled and the nFAULT pin is driven low. The DRIVER_FAULT and OVP bits are set to 1 b in the status registers. Normal operation resumes (driver operation and the nFAULT pin is released) when the OVP condition clears. The OVP bit stays set until cleared through the CLR_FLT bit. Setting the OVP_EN to Ob disables this protection feature.

The OVP threshold can be set to $22-\mathrm{V}$ or $34-\mathrm{V}$ based on the OVP_SEL bit.


Figure 7-53. Over Voltage Protection

### 7.3.22.6 Overcurrent Protection (OCP)

MOSFET overcurrent event is sensed by monitoring the current flowing through the FETs. If the current across a FET exceeds the locp threshold for longer than the deglitch time tocp, an OCP event is recognized and action is taken according to OCP_MODE. The locp threshold is set through the OCP_LVL, tocp is set through OCP_DEG and the OCP_MODE can be configured in four different modes: latched shutdown, automatic retry, report only and disabled.
7.3.22.6.1 OCP Latched Shutdown (OCP_MODE = 00b)

When an OCP event happens in this mode, all MOSFETs are disabled and the nFAULT pin is driven low. The DRIVER_FAULT, OCP and corresponding FET's OCP bits are set to 1 b in the status registers. Normal operation resumes (driver operation and the nFAULT pin is released) when the OCP condition clears and a clear fault command is issued through the CLR_FLT bit.


Figure 7-54. Overcurrent Protection - Latched Shutdown Mode

### 7.3.22.6.2 OCP Automatic Retry (OCP_MODE = 01b)

When an OCP event happens in this mode, all the FETs are disabled and the nFAULT pin is driven low. The DRIVER_FAULT, OCP and corresponding FET's OCP bits are set to 1 b in the fault status registers.

Normal operation resumes automatically (gate driver operation and the nFAULT pin is released) after the $\mathrm{t}_{\text {RETRY }}$ (TRETRY) time elapses. The DRIVER_FAULT bit is reset to $0 b$ after the $t_{\text {RETRY }}$ period expires. The OCP and corresponding FET's OCP bits are set to 1 b until cleared through the CLR_FLT bit.


Figure 7-55. Overcurrent Protection - Automatic Retry Mode

### 7.3.22.6.3 OCP Report Only (OCP_MODE = 10b)

No protective action is taken when an OCP event happens in this mode. The overcurrent event is reported by setting the DRIVER_FAULT, OCP, and corresponding FET's OCP bits to 1 b in the fault status registers. The device continues to operate as usual. The external controller manages the overcurrent condition by acting appropriately. The reporting clears when the OCP condition clears and a clear fault command is issued through the CLR_FLT bit.

### 7.3.22.6.4 OCP Disabled (OCP_MODE = 11b)

No action is taken when an OCP event happens in this mode.

### 7.3.22.7 Buck Overcurrent Protection

The buck overcurrent event is sensed by monitoring the current flowing through high-side MOSFET of the buck regulator. If the current through the high-side MOSFET exceeds the $I_{B K \_O C P}$ threshold for a time longer than the deglitch time (tocp), a buck OCP event is recognized and the buck regulator MOSFETs are disabled (Hi-Z). MCF8315A goes into reset state whenever buck OCP event occurs, since the internal circuitry in MCF8315A is powered from the buck regulator output.

### 7.3.22.8 Hardware Lock Detection Current Limit (HW_LOCK_ILIMIT)

The hardware lock detection current limit function provides a configurable threshold for limiting the current to prevent damage to the system. The output of current sense amplifier is connected to hardware comparator. If at any time, the voltage on the output of CSA exceeds HW_LOCK_ILIMIT threshold for a time longer than $\mathrm{t}_{\text {HW LOCK_ILIMIT }}$, a HW_LOCK_ILIMIT event is recognized and action is taken according to the HW_LOCK_ILIMITT_MŌDE. The threshold is set through HW_LOCK_ILIMIT, the thw_LCK_ILIMIT is set through the HW_LOCK_ILIMIT_DEG. HW_LOCK_ILIMIT_MODE bit can operate in four different modes: HW_LOCK_ILIMIT latched shutdown, HW_LOCK_ILIMIT automatic retry, HW_LOCK_ILIMIT report only, and HW_LOCK_ILIMIT disabled.

### 7.3.22.8.1 HW_LOCK_ILIMIT Latched Shutdown (HW_LOCK_ILIMIT_MODE = 00xxb)

When a HW_LOCK_ILIMIT event happens in this mode, the status of MOSFET will be configured by HW_LOCK_ILIMIT_MODE and nFAULT is driven low. Status of MOSFETs during HW_LOCK_ILIMIT:

- HW_LOCK_ILIMIT_MODE $=0000 \mathrm{~b}$ : All MOSFETs are turned OFF.
- HW_ LOCK_ILIMIT_MODE $=0001 \mathrm{~b}$ : Some of the MOSFETs which are switching are turned OFF while the rest stay ON till inductive energy is completely recirculated.
- HW_LOCK_ILIMIT_MODE $=0010 \mathrm{~b}$ : All-high side MOSFETs are turned ON.
- HW_LOCK_ILIMIT_MODE $=0011 \mathrm{~b}$ : All-low side MOSFETs are turned ON.

The CONTROLLER_FAULT and HW_LOCK_ILIMIT bits are set to 1 b in the fault status registers. Normal operation resumes (gate driver operation and the nFAULT pin is released) when the HW_LOCK_ILIMIT condition clears and a clear fault command is issued through the CLR_FLT bit.

### 7.3.22.8.2 HW_LOCK_ILIMIT Automatic recovery (HW_LOCK_ILIMIT_MODE = 01xxb)

When a HW_LOCK_ILIMIT event happens in this mode, the status of MOSFET will be configured by HW_LOCK_ILIMIT_MODE and nFAULT is driven low. Status of MOSFET during HW_LOCK_ILIMIT:

- HW_LOCK_ILIMIT_MODE $=0100 \mathrm{~b}$ : All MOSFETs are turned OFF.
- HW_LOCK_ILIMIT_MODE $=0101 \mathrm{~b}$ : Some of the MOSFETs which are switching are turned OFF while the rest stay ON till inductive energy is completely recirculated.
- HW_LOCK_ILIMIT_MODE $=0110 \mathrm{~b}$ : All high-side MOSFETs are turned ON
- HW_LOCK_ILIMIT_MODE $=0111 \mathrm{~b}$ : All low-side MOSFETs are turned ON

The CONTROLLER_FAULT and HW_LOCK_ILIMIT bits are set to 1 b in the fault status registers. Normal operation resumes automatically (gate driver operation and the nFAULT pin is released) after the tLCK_RETRY (configured by LCK_RETRY) time lapses. The CONTROLLER_FAULT and HW_LOCK_ILIMIT bits are reset to Ob after the tLCK_RETRY period expires.

### 7.3.22.8.3 HW_LOCK_ILIMIT Report Only (HW_LOCK_ILIMIT_MODE = 1000b)

No protective action is taken when a HW_ LOCK_ILIMIT event happens in this mode. The hardware lock detection current limit event is reported by setting the CONTROLLER_FAULT and HW_LOCK_ILIMIT bits to 1 b in the fault status registers. The gate drivers continue to operate. The external controller manages this condition by acting appropriately. The reporting clears when the HW_LOCK_ILIMIT condition clears and a clear fault command is issued through the CLR_FLT bit.

### 7.3.22.8.4 HW_LOCK_ILIMIT Disabled (HW_LOCK_ILIMIT_MODE= 1xx1b)

No action is taken when a HW_LOCK_ILIMIT event happens in this mode.

### 7.3.22.9 Thermal Warning (OTW)

If the die temperature exceeds the thermal warning limit (Tотw), nFAULT is pulled low and the OT and OTW bits in the gate driver status register are set to 1 b . The reporting of OTW (on nFAULT and status bits) can be enabled by setting OTW_REP to 1 b. The device performs no additional action and continues to function. In this case, the nFAULT pin is released when the die temperature decreases below the hysteresis point of the thermal warning limit (TOTW - TOTW_hYs). The OTW bit remains set until cleared through the CLR_FLT bit and the die temperature $^{\text {O }}$ is lower than thermal warning limit. (T $\mathrm{T}_{\text {OTw }}-\mathrm{T}_{\text {OTw_HYS }}$ ).

### 7.3.22.10 Thermal Shutdown (TSD)

If the die temperature exceeds the thermal shutdown limit ( $\mathrm{T}_{\text {TSD }}$ ), all the FETs are disabled, the charge pump is shut down, and the nFAULT pin is driven low. In addition, the DRIVER_FAULT, OT and OTS bit in the status register are set to 1 b . Normal operation resumes (driver operation and the nFAULT pin is released) when the die temperature decreases below the hysteresis point of the thermal shutdown limit ( $\mathrm{T}_{\text {TSD }}-\mathrm{T}_{\text {TSD_HYS }}$ ). The OTS bit stays latched high indicating that a thermal event occurred until a clear fault command is issued through the CLR_FLT bit. This protection feature cannot be disabled.

### 7.3.22.11 Motor Lock (MTR_LCK)

The MCF8315A continuously checks for different motor lock conditions (see Motor Lock Detection) during motor operation. When one of the enabled lock condition happens, a MTR_LCK event is recognized and action is taken according to the MTR_LCK_MODE.

All locks can be enabled or disabled individually and retry times can be configured through LCK_RETRY. MTR_LCK_MODE bit can operate in four different modes: MTR_LCK latched shutdown, MTR_LCK automatic retry, MTR_LCK report only and MTR_LCK disabled.

### 7.3.22.11.1 MTR_LCK Latched Shutdown (MTR_LCK_MODE = 00xxb)

When a MTR_LCK event happens in this mode, the status of MOSFETs will be configured by MTR_LCK_MODE and nFAULT is driven low. Status of MOSFETs during MTR_LCK:

- MTR_LCK_MODE $=0000 \mathrm{~b}$ : All MOSFETs are turned OFF.
- MTR_LCK_MODE $=0001 \mathrm{~b}$ : Some of the MOSFETs which are switching are turned OFF while the rest stay ON till inductive energy is completely recirculated.
- MTR_LCK_MODE = 0010b: All high-side MOSFETs are turned ON.
- MTR_LCK_MODE = 0011b: All low-side MOSFETs are turned ON.

The CONTROLLER_FAULT, MTR_LCK and respective motor lock condition bits are set to 1 b in the fault status registers. Normal operation resumes (gate driver operation and the nFAULT pin is released) when the MTR_LCK condition clears and a clear fault command is issued through the CLR_FLT bit.

### 7.3.22.11.2 MTR_LCK Automatic Recovery (MTR_LCK_MODE= 01xxb)

When a MTR_LCK event happens in this mode, the status of MOSFETs will be configured by MTR_LCK_MODE and nFAULT is driven low. Status of MOSFETs during MTR_LCK:

- MTR_LCK_MODE $=0100 \mathrm{~b}$ : All MOSFETs are turned OFF.
- MTR_LCK_MODE $=0101 \mathrm{~b}$ : Some of the MOSFETs which are switching are turned OFF while the rest stay ON till inductive energy is completely recirculated.
- MTR_LCK_MODE = 0110b: All high-side MOSFETs are turned ON.
- MTR_LCK_MODE = 0111b: All low-side MOSFETs are turned ON.

The CONTROLLER_FAULT, MTR_LCK and respective motor lock condition bits are set to 1 b in the fault status registers. Normal operation resumes automatically (gate driver operation and the nFAULT pin is released) after the tLCK_RETRY (configured by LCK_RETRY) time lapses. The CONTROLLER_FAULT, MTR_LCK and respective motor lock condition bits are reset to $0 b$ after the tLCK_RETRY $^{\text {p }}$ period expires.

### 7.3.22.11.3 MTR_LCK Report Only (MTR_LCK_MODE = 1000b)

No protective action is taken when a MTR_LCK event happens in this mode. The motor lock event is reported by setting the CONTROLLER_FAULT, MTR_LCK and respective motor lock condition bits to 1 b in the fault status registers. The gate drivers continue to operate. The external controller manages this condition by acting appropriately. The reporting clears when the MTR_LCK condition clears and a clear fault command is issued through the CLR_FLT bit.

### 7.3.22.11.4 MTR_LCK Disabled (MTR_LCK_MODE = 1xx1b)

No action is taken when a MTR_LCK event happens in this mode.

### 7.3.22.12 Motor Lock Detection

The MCF8315A provides different lock detect mechanisms to determine if the motor is in a locked state. Multiple detection mechanisms work together to ensure the lock condition is detected quickly and reliably. In addition to detecting if there is a locked motor condition, the MCF8315A can also identify and take action if there is no motor connected to the system. Each of the lock detect mechanisms and the no-motor detection can be disabled by their respective register bits (LOCK1/2/3_EN).

### 7.3.22.12.1 Lock 1: Abnormal Speed (ABN_SPEED)

MCF8315A monitors the speed continuously and at any time the speed exceeds LOCK_ABN_SPEED, an ABN_SPEED lock event is recognized and action is taken according to the MTR_LCK_MODE. The threshold is set through the LOCK_ABN_SPEED register. ABN_SPEED lock can be enabled/disabled by LOCK1_EN.

### 7.3.22.12.2 Lock 2: Abnormal BEMF (ABN_BEMF)

MCF8315A estimates back-EMF in order to run motor optimally in closed loop. This estimated back-EMF is compared against the expected back-EMF calculated using the estimated speed and the BEMF constant.

Whenever motor is stalled the estimated back-EMF is inaccurate due to lower back-EMF at low speed. When the difference between estimated and expected back-EMF exceeds ABNORMAL_BEMF_THR, an abnormal BEMF fault is triggered and action is taken according to the MTR_LCK_MODE.
ABN_BEMF lock can be enabled/disabled by LOCK2_EN.

### 7.3.22.12.3 Lock3: No-Motor Fault (NO_MTR)

The MCF8315A continuously monitors phase currents on all three phases; if any phase current stays below NO_MTR_THR for 500 ms , a NO_MTR event is recognized. The response to the NO_MTR event is configured through MTR_LCK_MODE. NO_MTR lock can be enabled/disabled by LOCK3_EN.

### 7.3.22.13 MPET Faults

An error during resistance and inductance measurement is reported using MPET_IPD_FAULT. The MPET_IPD_FAULT gets triggered when the IPD timer overflows due to unsuccessful attempt to ramp up the current to the threshold value, same as explained in Section 7.3.22.14. The fault typically gets triggered when there is no motor connected to MCF8315 or when the MPET IPD current threshold is set high for motors with high resistance.

An error during BEMF constant measurement is reported using MPET_BEMF_FAULT. This fault gets triggered when the measured back EMF is less than the threshold set in STAT_DETECT_THR. One example of such fault scenario can be the motor stall while running in open loop due to incorrect open loop configuration used.

### 7.3.22.14 IPD Faults

The MCF8315A uses 12-bit timers to estimate the time during the current ramp up and ramp down during IPD, when the motor start-up is configured as IPD (MTR_STARTUP is set to 10b). During IPD, the algorithm checks for a successful current ramp-up to IPD_CURR_THR, starting with an IPD clock of 10 MHz ; if unsuccessful (timer overflow before current reaches IPD_CURR_THR), IPD is repeated with lower frequency clocks of 1 MHz , 100 kHz , and 10 kHz sequentially. If the IPD timer overflows (current does not reach IPD_CURR_THR) with all the four clock frequencies, then the IPD_T1_FAULT gets triggered. Similarly the algorithm checks for a successful current decay to zero during IPD current ramp down using all the mentioned IPD clock frequencies. If the IPD timer overflows (current does not ramp down to zero) in all the four attempts, then the IPD_T2_FAULT gets triggered. The user can enable IPD timeout (IPD timer overflow) by setting IPD_TIMEOUT_FAULT_EN to 1 b .
IPD gives incorrect results if the next IPD pulse is commanded before the complete decay of current due to present IPD pulse. The MCF8315A can generate a fault called IPD_FREQ_FAULT during such a scenario by setting IPD_FREQ_FAULT_EN to 1b. The IPD_FREQ_FAULT maybe triggered if the IPD frequency is too high for the IPD current limit and the IPD release mode or if the motor inductance is too high for the IPD frequency, IPD current limit and IPD release mode.

### 7.4 Device Functional Modes

### 7.4.1 Functional Modes

### 7.4.1.1 Sleep Mode

In sleep mode, the MOSFETs, sense amplifiers, buck regulator, charge pump, AVDD LDO regulator and the $I^{2} \mathrm{C}$ bus are disabled. The device can be configured to enter sleep (instead of standby) mode by configuring DEV_MODE to 1 b . SPEED pin and $\mathrm{I}^{2} \mathrm{C}$ speed command determine entry and exit from sleep state as described in Table 7-6.

### 7.4.1.2 Standby Mode

The device can be configured to operate as a standby device by setting DEV_MODE to Ob. In standby mode, the charge pump, AVDD LDO, buck regulator and $I^{2} \mathrm{C}$ bus are active while the motor is in stopped state waiting for a suitable non-zero speed command. SPEED pin (analog, PWM or frequency based speed input) or $I^{2} \mathrm{C}$ speed command ( $1^{2} \mathrm{C}$ based speed input) determines entry and exit from standby state as described in Table 7-6.

The thresholds for entering and exiting standby mode in different speed input modes are as follows,

1. Analog : $\mathrm{V}_{\text {EN_SB/EX_SB }}=\left(1 \% \times \mathrm{V}_{\text {ANA_FS }}\right)$ if $D U T Y$ _HYST $\leq 10 \mathrm{~b}, \mathrm{~V}_{\text {EN_SB/EX_SB }}=\left(2 \% \times \mathrm{V}_{\text {ANA_FS }}\right)$ if DUTY_HYST $=11 \mathrm{~b}$
2. PWM : Duty EN_SB/EX_SB $=1 \%$ if DUTY_HYST $\leq 10 \mathrm{~b}$, Duty $_{\text {EN_SB/EX_SB }}=2 \%$ if DUTY_HYST $=11 \mathrm{~b}$
 DUTY_HYST =11b
3. Frequency : Freq $_{E N \_s B / E x \_s B ~}=1 \% \times$ INPUT_MAXIMUM_FREQ if DUTY_HYST $\leq 10 \mathrm{~b}$, Freq $_{\text {En_sb/Ex_sb }}=$ $2 \%$ x INPUT_MAXIMUM_FREQ if DUTY_HYST = 11b

Table 7-6. Conditions to Enter or Exit Sleep or Standby Modes

| SPEED COMMAND MODE | ENTER STANDBY CONDITION | EXIT FROM STANDBY CONDITION | ENTER SLEEP CONDITION | EXIT FROM SLEEP CONDITION |
| :---: | :---: | :---: | :---: | :---: |
| Analog | $\mathrm{V}_{\text {SPEED }}<\mathrm{V}_{\text {EN_SB }}$ | $\mathrm{V}_{\text {SPEED }}>\mathrm{V}_{\text {EX_SB }}$ | Not Available | Not Available |
| PWM | Dutyspeed < Dutyen_Sb | Dutyspeed $>$ Duty ${ }_{\text {EX_SB }}$ | Not Available | Not Available |
| $1^{2} \mathrm{C}$ | DIGITAL_SPEED_CTRL < DIGITAL_SPEED_CTRLEn_sb | DIGITAL_SPEED_CTRL > DIGITAL_SPEED_CTRLEx_s B | DIGITAL_SPEED_CTRL is set to 0b for <br> SLEEP_ENTRY_TIME and $\mathrm{V}_{\text {SPEED }}<\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {SPEED }}>\mathrm{V}_{\text {IH }}$ for $\mathrm{t}_{\text {DET_PWM }}$ |
| Frequency | Freqspeed ${ }^{\text {< }}$ Freq $_{\text {En_SB }}$ | Freqspeed $>$ Freqex_sb | Not Available | Not Available |

## Note

$V_{\text {SPEED }}$ : SPEED pin input voltage, Duty ${ }_{\text {SPEED }}$ : SPEED pin input PWM duty, Freq ${ }_{\text {sPEED }}$ : SPEED pin input frequency

### 7.4.1.3 Fault Reset (CLR_FLT)

In the case of latched faults, the device goes into a partial shutdown state to help protect the power MOSFETs and system. When the fault condition clears, the device can go to the operating state again by setting the CLR_FLT to 1b.

### 7.5 External Interface

### 7.5.1 DRVOFF Functionality

When DRVOFF pin is driven high, all six MOSFETs are put in Hi-Z state, irrespective of speed command. If motor speed command is non-zero when DRVOFF is driven high, device may encounter a fault like no motor or abnormal BEMF.

### 7.5.2 DAC outputs

MCF8315A has two 12-bit DACs which output analog voltage equivalent of digital variables on the DACOUT1 and DACOUT2 pins. The maximum DAC output voltage is $3-\mathrm{V}$. Signals available on DACOUT pins are
useful in tracking internal variables in real-time and can be used for tuning speed controller or motor acceleration time. The address for variables to be tracked on DACOUT1 and DACOUT2 are configured using DACOUT1_VAR_ADDR and DACOUT2_VAR_ADDR respectively. DACOUT1 is available on pin 36 and DACOUT2 can be configured on pin 38 by setting PIN_38_CONFIG to 00b. DACOUT2 is also available on pin 37. PIN_36_37_CONFIG should be configured to 1 b for pins 36,37 to function as DAC outputs.

### 7.5.3 Current Sense Output

MCF8315A can provide the built-in current sense amplifiers' output on the SOX pin. SOX output is available on pin 38 and can be configured by PIN_38_CONFIG.

### 7.5.4 Oscillator Source

MCF8315A has a built-in oscillator that is used as the clock source for all digital peripherals and timing measurements. Default configuration for MCF8315A is to use the internal oscillator and it is sufficient to drive the motor without need for any external crystal or clock sources.
In case MCF8315A does not meet accuracy requirements of timing measurement or speed loop, then MCF8315A has an option to support an external clock reference.
In order to improve EMI performance, MCF8315A provides the option of modulating the clock frequency by enabling Spread Spectrum Modulation (SSM) through SPREAD_SPECTRUM_MODULATION_DIS.

### 7.5.4.1 External Clock Source

Speed loop accuracy of MCF8315A over the operating temperature range can be improved by providing a more accurate clock reference on EXT_CLK pin as shown in Figure 7-56. EXT_CLK will be used to calibrate the internal clock oscillator - this will help match the accuracy of the internal clock oscillator to that of the external clock. External clock source can be selected by configuring CLK_SEL to 11 b and setting EXT_CLK_EN to 1 b . The external clock source frequency can be configured through EXT_CLK_CONFIG.


Figure 7-56. External Clock Reference


#### Abstract

\section*{Note}

External clock is optional and can be used when higher clock accuracy is needed. MCF8315A will always power up using the internal oscillator in all modes.


### 7.5.5 External Watchdog

MCF8315A provides an external watchdog feature - EXT_WDT_EN bit should be set to 1 b to enable the external watchdog. When this feature is enabled, the device waits for a tickle (low to high transition in EXT_WD pin, WATCHDOG_TICKLE set to 1 b in $\mathrm{I}^{2} \mathrm{C}$ mode) from the external watchdog input for a configured time interval; if the time interval between two consecutive tickles is higher than the configured time, a watchdog fault is triggered. This fault can be configured using EXT_WDT_FAULT_MODE either as a report only fault or as a latched fault with outputs in Hi-Z state. The latched fault can be cleared by writing 1b to CLR_FLT. When a watchdog timeout occurs, WATCHDOG_FAULT bit is set to 1 b . In case, the next tickle arrives before the configured time interval elapses, the watchdog timer is reset and it begins to wait for the next tickle. This can be used to continuously monitor the health of an external MCU (which is the external watchdog input) and put the MCF8315A outputs in $\mathrm{Hi}-\mathrm{Z}$ in case the external MCU is in an erroneous state.

The external watchdog input is selected using EXT_WDT_INPUT_MODE and can either be the EXT_WD pin or the $I^{2} \mathrm{C}$ interface. The time interval between two tickles to trigger a watchdog fault is configured by EXT_WDT_CONFIG; there are 4 time settings - 100, 200, 500 and 1000 ms for the EXT_WD pin based watchdog and 4 time settings $-1,2,5$ and 10 s for the $\mathrm{I}^{2} \mathrm{C}$ based watchdog.

## Note

Watchdog should be disabled by setting EXT_WDT_EN to Ob before changing EXT_WDT_CONFIG configuration.

### 7.6 EEPROM access and $\mathrm{I}^{2} \mathrm{C}$ interface

### 7.6.1 EEPROM Access

MCF8315A has 1024 bits ( 16 rows of 64 bits each) of EEPROM, which are used to store the motor configuration parameters. Erase operations are row-wise (all 64 bits are erased in a single erase operation), but 32-bit write and read operations are supported. EEPROM can be written and read using the $1^{2} \mathrm{C}$ serial interface but erase cannot be performed using $\mathrm{I}^{2} \mathrm{C}$ serial interface. The shadow registers corresponding to the EEPROM are located at addresses $0 \times 000080-0 \times 0000 \mathrm{AE}$.

## Note

MCF8315A allows EEPROM write and read operations only when the motor is not spinning.

### 7.6.1.1 EEPROM Write

In MCF8315A, EEPROM write procedure is as follows,

1. Write register $0 \times 000080$ (ISD_CONFIG) with ISD and reverse drive configuration like resync enable, reverse drive enable, stationary detect threshold, reverse drive handoff threshold etc.
2. Write register $0 \times 000082$ (REV_DRIVE_CONFIG) with reverse drive and active brake configuration like reverse drive open loop acceleration, active brake current limit, Kp, Ki values etc.
3. Write register 0x000084 (MOTOR_STARTUP1) with motor start-up configuration like start-up method, IPD parameters, align parameters etc.
4. Write register 0x000086 (MOTOR_STARTUP2) with motor start-up configuration like open loop acceleration, open loop current limit, first cycle frequency etc.
5. Write register $0 \times 000088$ (CLOSED_LOOP1) with motor control configuration like closed loop acceleration, overmodulation enable, PWM frequency, FG signal parameters etc.
6. Write register 0x00008A (CLOSED_LOOP2) with motor control configuration like motor winding resistance and inductance, motor stop options, brake speed threshold etc.
7. Write register 0x00008C (CLOSED_LOOP3) with motor control configuration like motor BEMF constant, current loop Kp, Ki etc.
8. Write register 0x00008E (CLOSED_LOOP4) with motor control configuration like speed loop $\mathrm{Kp}, \mathrm{Ki}$ and maximum speed.
9. Write register 0x000090 (FAULT_CONFIG1) with fault control configuration software and hardware current limits, lock current limit and actions, retry times etc.
10. Write register 0x000092 (FAULT_CONFIG2) with fault control configuration like hardware current limit actions, OV, UV limits and actions, abnormal speed level, no motor threshold etc.
11. Write registers $0 \times 000094-0 \times 00009 E$ (SPEED_PROFILES1-6) with speed profile configuration like profile type, duty cycle, speed clamp level, duty cycle clamp level etc.
12. Write register 0x0000A0 (INT_ALGO_1) with miscellaneous configuration like ISD run time and timeout, MPET parameters etc.
13. Write register 0x0000A2 (INT_ALGO_2) with miscellaneous configuration like additional MPET parameters, IPD high resolution enable, active brake current slew rate, closed loop slow acceleration etc.
14. Write registers 0x0000A4 (PIN_CONFIG1) with pin configuration for speed input mode (analog or PWM), BRAKE pin mode etc.
15. Write registers 0x0000A6 and 0x0000A8 (DEVICE_CONFIG1 and DEVICE_CONFIG2) with device configuration like pins 36, 37 configuration, pin 38 configuration, dynamic CSA gain enable, dynamic voltage gain enable, clock source select, speed range select etc.
16. Write register 0x0000AA (PERI_CONFIG1) with peripheral configuration like dead time, bus current limit, DIR input, SSM enable etc.
17. Write registers $0 \times 0000 \mathrm{AC}$ and $0 \times 0000 \mathrm{AE}$ (GD_CONFIG1 and GD_CONFIG2) with gate driver configuration like slew rate, CSA gain, OCP level, mode, OVP enable, level, buck voltage level, buck current limit etc.
18. Write 0x8A500000 into register 0x0000EA to write the shadow register(0x000080-0x0000AE) values into the EEPROM.
19. Wait for 300 ms for the EEPROM write operation to complete

Steps 1-17 can be selectively executed based on registers/parameters that need to be modified. After all shadow registers have been updated with the required values, step 18 should be executed to copy the contents of the shadow registers into the EEPROM.

### 7.6.1.2 EEPROM Read

In MCF8315A, EEPROM read procedure is as follows,

1. Write $0 \times 40000000$ into register $0 \times 0000 E A$ to read the EEPROM data into the shadow registers ( $0 \times 000080-0 \times 0000 \mathrm{AE}$ ).
2. Wait for 100 ms for the EEPROM read operation to complete.
3. Read the shadow register values, 1 or 2 registers at a time, using the $I^{2} \mathrm{C}$ read command as explained in Section 7.6.2. Shadow register addresses are in the range of $0 \times 000080-0 \times 0000 \mathrm{AE}$. Register address increases in steps of 2 for 32 -bit read operation (since each address is a 16-bit location).

### 7.6.2 ${ }^{2} \mathrm{C}$ S Serial Interface

MCF8315A interfaces with an external MCU over an $I^{2} C$ serial interface. MCF8315A is an $I^{2} C$ target to be interfaced with a controller. External MCU can use this interface to read/write from/to any non-reserved register in MCF8315A

## Note

For reliable communication, a $100-\mu$ s delay should be used between every byte transferred over the $I^{2} \mathrm{C}$ bus.

### 7.6.2.1 $I^{2} C$ Data Word

The $\mathrm{I}^{2} \mathrm{C}$ data word format is shown in Table 7-7.
Table 7-7. $1^{2} \mathrm{C}$ Data Word Format

| TARGET_ID | R/W | CONTROL WORD | DATA | CRC-8 |
| :---: | :---: | :---: | :---: | :---: |
| A6-A0 | W0 | CW23-CW0 | D15 / D31/D63-D0 | C7-C0 |

Target ID and R/W Bit: The first byte includes the 7 -bit $I^{2} \mathrm{C}$ target ID (default $0 \times 01$, but can be modified by setting I2C_SLAVE_ADDR), followed by the read/write command bit. Every packet in MCF8315A the communication protocol starts with writing a 24-bit control word and hence the R/W bit is always 0 .

24-bit Control Word: The Target Address is followed by a 24-bit control bit. The control word format is shown in Table 7-8.

Table 7-8. 24-bit Control Word Format

| OP_R/W | CRC_EN | DLEN | MEM_SEC | MEM_PAGE | MEM_ADDR |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CW23 | CW22 | CW21- CW20 | CW19-CW16 | CW15-CW12 | CW11-CW0 |

Each field in the control word is explained in detail below.
OP_R/W - Read/Write: R/W bit gives information on whether this is a read (1b) operation or write (0b) operation. For write operation, MCF8315A will expect data bytes to be sent after the 24 -bit control word. For read operation, MCF8315A will expect an $I^{2} \mathrm{C}$ read request with repeated start or normal start after the 24 -bit control word.

CRC_EN - Cyclic Redundancy Check(CRC) Enable: MCF8315A supports CRC to verify the data integrity. This bit controls whether the CRC feature is enabled or not.

DLEN - Data Length: DLEN field determines the length of the data that will be sent by external MCU to MCF8315A. MCF8315A protocol supports three data lengths: 16-bit, 32-bit and 64-bit.

Table 7-9. Data Length Configuration

| DLEN Value | Data Length |
| :---: | :---: |
| 00 b | $16-\mathrm{bit}$ |

Table 7-9. Data Length Configuration (continued)

| DLEN Value | Data Length |
| :---: | :---: |
| 01 b | $32-\mathrm{bit}$ |
| 10 b | $64-\mathrm{bit}$ |
| 11 b | Reserved |

MEM_SEC - Memory Section: Each memory location in MCF8315A is addressed using three separate entities in the control word - Memory Section, Memory Page, Memory Address. Memory Section is a 4-bit field which denotes the memory section to which the memory location belongs like RAM, ROM etc.
MEM_PAGE - Memory Page: Memory page is a 4-bit field which denotes the memory page to which the memory location belongs.
MEM_ADDR - Memory Address: Memory address is the last 12-bits of the address. The complete 22-bit address is constructed internally by MCF8315A using all three fields - Memory Section, Memory Page, Memory Address. For memory locations $0 \times 000000-0 \times 000800$, memory section is $0 \times 0$, memory page is $0 \times 0$ and memory address is the lowest 12 bits( $0 \times 000$ for $0 \times 000000,0 \times 080$ for $0 \times 000080$ and $0 \times 800$ for $0 \times 000800$ ). All relevant memory locations (EEPROM and RAM variables) have MEM_SEC and MEM_PAGE values both corresponding to $0 x 0$. All other MEM_SEC, MEM_PAGE values are reserved and not for external use.

Data Bytes: For a write operation to MCF8315A, the 24-bit control word is followed by data bytes. The DLEN field in the control word should correspond with the number of bytes sent in this section. In case of mismatch between number of data bytes and DLEN, the write operation is discarded.
CRC Byte: If the CRC feature is enabled in the control word, CRC byte has to be sent at the end of a write transaction. Refer to Section 7.6.2.6 for detailed information on CRC byte calculation.

### 7.6.2.2 I $^{2} \mathrm{C}$ Write Transaction

MCF8315A write transaction over $I^{2} \mathrm{C}$ involves the following sequence (see Figure 7-57).

1. $I^{2} \mathrm{C}$ start condition.
2. Start is followed by the $I^{2} \mathrm{C}$ target ID byte, made up of 7 -bit target ID along with the R/W bit set to 0 b. ACK in yellow box indicates that MCF8315A has processed the received target ID which has matched with it's ${ }^{2} \mathrm{C}$ target ID and therefore will proceed with this transaction. If target ID received does not match with the I ${ }^{2} \mathrm{C}$ ID of MCF8315A, then the transaction is ignored. and no ACK is sent by MCF8315A.
3. The target ID byte is followed by the 24 -bit control word sent one byte at a time. Bit 23 in the control word is 0 b as it is a write transaction. ACK in blue boxes correspond to acknowledgements sent by MCF8315A to the controller that the previous byte (of control word) has been received and next byte can be sent.
4. The 24-bit control word is then followed by the data bytes. The number of data bytes sent by the controller depends on the DLEN field in the control word.
a. While sending data bytes, the LSB byte is sent first. Refer to Section 7.6.2.4 for more details.
b. 16-bit/32-bit write - The data sent is written to the address mentioned in control word.
c. 64-bit Write - 64-bit is treated as two successive 32 -bit writes. The address mentioned in control word is taken as Addr_1. Addr_2 is internally calculated by MCF8315A by incrementing Addr_1 by 0x2. A total of 8 data bytes are sent. The first 4 bytes (sent in LSB first) are written to Addr_ 1 and the next 4 bytes are written to Addr_2.
d. ACK in blue boxes (after every data byte) correspond to the acknowledgement sent by MCF8315A to the controller that the previous data byte has been received and next data byte can be sent.
5. If CRC is enabled, the packet ends with a CRC byte. CRC is calculated for the entire packet (Target ID + W bit, Control Word, Data Bytes). MCF8315A will send an ACK on receiving the CRC byte.
6. $I^{2} \mathrm{C}$ Stop condition from the controller to terminate the transaction.


CRC includes \{TARGET ID,0\}, CONTROL WORD[23:0], DATA BYTES
Figure 7-57. $\mathbf{I}^{2} \mathrm{C}$ Write Transaction Sequence

### 7.6.2.3 $1^{2} \mathrm{C}$ Read Transaction

MCF8315A read transaction over $I^{2} \mathrm{C}$ involves the following sequence (see Figure 7-58).

1. $I^{2} \mathrm{C}$ Start condition from the controller to initiate the transaction.
2. Start is followed by the $I^{2} C$ target ID byte, made up of 7 -bit target ID along with the R/W bit set to $0 b$. ACK (in yellow box) indicates that MCF8315A has processed the received target ID which has matched with it's I ${ }^{2} \mathrm{C}$ target ID and therefore will proceed with this transaction. If target ID received does not match with the $I^{2} \mathrm{C} I D$ of MCF8315A, then the transaction is ignored and no ACK is sent by MCF8315A.
3. The target ID byte is followed by the 24 -bit control word sent one byte at a time. Bit 23 in the control word is set to 1b as it is a read transaction. ACK (in blue boxes) correspond to acknowledgements sent by MCF8315A to the controller that the previous byte (of control word) has been received and next byte can be sent.
4. The control word is followed by a Repeated Start (RS, start without a preceding stop) or normal Start ( P followed by S ) to initiate the data (to be read back) transfer from MCF8315A to $I^{2} \mathrm{C}$ controller. RS or S is followed by the 7 -bit target ID along with R/W bit set to 1 b to initiate the read transaction. MCF8315A sends an ACK (in grey box after RS) to the controller to acknowledge the receipt of read transaction request.
5. Post acknowledgement of read transaction request, MCF8315A sends the data bytes on SDA one byte at a time. The number of data bytes sent by MCF8315A depends on the DLEN field in the control word.
a. While sending data bytes, the LSB byte is sent first. Refer the examples in Section 7.6.2.4 for more details.
b. 16-bit/32-bit Read - The data from the address mentioned in control word is sent back to the controller.
c. 64-bit Read - 64-bit is treated as two successive 32-bit reads. The address mentioned in control word is taken as Addr_1. Addr_2 is internally calculated by MCF8315A by incrementing Addr_1 by 0x2. A total of 8 data bytes are sent by MCF8315A. The first 4 bytes (sent in LSB first) are read from Addr_1 and the next 4 bytes are read from Addr_2.
d. ACK in orange boxes correspond to acknowledgements sent by the controller to MCF8315A that the previous byte has been received and next byte can be sent.
6. If CRC is enabled in the control word, then MCF8315A sends an additional CRC byte at the end. Controller has to read the CRC byte and then send the last ACK (in orange). CRC is calculated for the entire packet (Target ID + W bit, Control Word, Target ID + R bit, Data Bytes).
7. $I^{2} \mathrm{C}$ Stop condition from the controller to terminate the transaction.


CRC includes \{TARGET ID,0\}, CONTROL WORD[23:0], \{TARGET ID,1\}, DATA BYTES
Figure 7-58. $I^{2} \mathrm{C}$ Read Transaction Sequence

### 7.6.2.4 $I^{2}$ C Communication Protocol Packet Examples

All values used in this example section are in hex format. $I^{2} \mathrm{C}$ target ID used in the examples is $0 \times 60$.
Example for 32-bit Write Operation: Address - 0x00000080, Data - 0x1234ABCD, CRC Byte - 0x45 (Sample value; does not match with the actual CRC calculation)

Table 7-10. Example for 32-bit Write Operation Packet

| Start Byte |  | Control Word 0 |  |  |  | Control Word 1 |  | Control Word 2 <br> MEM_A DDR | Data Bytes |  |  |  | CRC <br> CRC <br> Byte |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Target ID | $\mathrm{I}^{2} \mathrm{C}$ <br> Write | $\begin{aligned} & \text { OP_R/ } \\ & \text { W } \end{aligned}$ | $\begin{aligned} & \mathrm{CRC} E \\ & \mathrm{~N} \end{aligned}$ | DLEN | $\begin{aligned} & \text { MEM_S } \\ & \text { EC } \end{aligned}$ | $\begin{aligned} & \text { MEM_P } \\ & \text { AGE } \end{aligned}$ | MEM_A DDR |  | DB0 | DB1 | DB2 | DB3 |  |
| A6-A0 | W0 | CW23 | CW22 | $\begin{aligned} & \text { CW21- } \\ & \text { CW20 } \end{aligned}$ | CW19CW16 | CW15- <br> CW12 | CW11CW8 | $\begin{aligned} & \hline \text { CW7- } \\ & \text { CW0 } \end{aligned}$ | D7-D0 | D7-D0 | D7-D0 | D7-D0 | C7-C0 |
| 0x60 | $0 \times 0$ | 0x0 | 0x1 | 0x1 | 0x0 | 0x0 | 0x0 | 0x80 | 0xCD | $0 \times A B$ | $0 \times 34$ | $0 \times 12$ | $0 \times 45$ |
| $0 \mathrm{xC0}$ |  | $0 \times 50$ |  |  |  | 0x00 |  | 0x80 | OxCD | $0 \times A B$ | $0 \times 34$ | 0x12 | 0x45 |

Example for 64-bit Write Operation: Address - 0x00000080, Data Address 0x00000080-Data 0x01234567, Data Address 0x00000082 - Data 0x89ABCDEF, CRC Byte - 0x45 (Sample value; does not match with the actual CRC calculation)

Table 7-11. Example for 64-bit Write Operation Packet

| Start Byte |  | Control Word 0 |  |  |  | Control Word 1 |  | Control Word | Data Bytes | CRC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Target ID | $\mathrm{I}^{2} \mathrm{C}$ <br> Write | OP_R/W | CRC_EN | DLEN | MEM_SEC | MEM_PAGE | MEM_ADDR | MEM_ADDR | DB0-DB7 | CRC <br> Byte |
| A6-A0 | W0 | CW23 | CW22 | $\begin{array}{\|l\|} \text { CW21- } \\ \text { CW20 } \end{array}$ | CW19CW16 | CW15CW12 | CW11-CW8 | CW7-CW0 | [D7-D0] x 8 | C7-C0 |
| 0x60 | $0 \times 0$ | 0x0 | 0x1 | 0x2 | 0x0 | 0x0 | 0x0 | 0x80 | 0x67452301EFCDAB89 | 0x45 |
| 0xC0 |  | 0x60 |  |  |  | 0x00 |  | 0x80 | 0x67452301EFCDAB89 | 0x45 |

Example for 32-bit Read Operation: Address - 0x00000080, Data - 0x1234ABCD, CRC Byte - 0x56 (Sample value; does not match with the actual CRC calculation)

Table 7-12. Example for 32-bit Read Operation Packet

| Start Byte |  | Control Word 0 |  |  |  | Control Word 1 |  | Control <br> Word 2 <br> MEM <br> ADDR | Start Byte |  | $\begin{array}{\|l} \hline \text { Byte } 0 \\ \hline \text { DB0 } \end{array}$ | Byte 1 <br> DB1 | Byte 2 | Byte 3 | Byte 4 <br> CRC <br> Byte |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Targe ID | $1^{2} \mathrm{C}$ Write | R/W | $\begin{aligned} & \mathrm{CRC} \\ & \mathrm{EN} \end{aligned}$ | DLEN | $\begin{aligned} & \text { MEM } \\ & \text { SEC } \end{aligned}$ | MEM PAGE | $\begin{aligned} & \text { MEM } \\ & \text { ADDR } \end{aligned}$ |  | $\begin{aligned} & \text { Target } \\ & \text { ID } \end{aligned}$ | $11^{2} \mathrm{C}$ Read |  |  |  |  |  |
| A6-A0 | W0 | CW23 | CW22 | CW21CW20 | CW19CW16 | CW15CW12 | CW11CW8 | CW7CWO | A6-A0 | W0 | D7-D0 | D7-D0 | D7-D0 | D7-D0 | C7-C0 |
| 0x60 | 0x0 | 0x1 | 0x1 | 0x1 | 0x0 | 0x0 | 0x0 | 0x80 | 0x60 | 0x1 | 0xCD | $0 \times A B$ | 0x34 | 0x12 | 0x56 |
| 0xC0 |  | 0xD0 |  |  |  | 0x00 |  | 0x80 | 0xC1 |  | 0xCD | $0 \times A B$ | 0x34 | 0x12 | 0x56 |

### 7.6.2.5 $I^{2}$ C Clock Stretching

The $I^{2} \mathrm{C}$ peripheral in MCF8315A implements clock stretching under certain conditions when there are pending $I^{2} \mathrm{C}$ interrupts waiting to be processed. During clock stretching, MCF8315A pulls SCL low and the $I^{2} \mathrm{C}$ bus is unavailable for use by other devices. The following is a list of conditions under which clock stretching can occur:

1. Start interrupt pending: There are two scenarios when a start interrupt can result in clock stretching,
a. When target ID is a match, $I^{2}$ C peripheral in MCF8315A raises a start interrupt request. Until this start interrupt request is processed, clock is stretched. Upon processing this request, clock is released and an ACK (marked in yellow or grey in Figure 7-57 and Figure 7-58) is sent to the controller for continuing with the transaction.
b. If Start (followed by target ID match) for a new transaction is received when a receive interrupt from previous transaction is yet to be processed, clock is stretched until both the receive interrupt and start interrupt are processed in chronological order. This process ensures that previous transaction is executed correctly before initiating the next transaction.
2. Receive interrupt pending: When a receive interrupt is waiting to be processed and the receive register is full which occurs when two successive bytes (data or control) have been received by MCF8315A (separated by one ACK shown as blue boxes in Figure 7-57 and Figure 7-58) without the receive interrupt generated by the first byte being processed. Upon receive of second byte, clock is stretched until receive interrupt generated by the first byte is processed.
3. Transmit buffer is empty: In case of a transmit interrupt pending (to send data back to controller), if the transmit buffer is waiting to be populated with data to be read back to the controller, clock stretching is done until the transmit buffer is populated with requested data. After the buffer is populated, clock is released and data is sent to controller.

## Note

${ }^{12} \mathrm{C}$ clock stretching is timed out after 5 ms by MCF8315A to allow $\mathrm{I}^{2} \mathrm{C}$ bus access for other devices on the same bus.

### 7.6.2.6 CRC Byte Calculation

An 8-bit CCIT polynomial ( $x^{8}+x^{2}+x+1$ ) and CRC initial value $0 x F F$ is used for CRC computation.
CRC Calculation in Write Operation: When the external MCU writes to MCF8315A, if the CRC is enabled, the external MCU has to compute an 8-bit CRC byte and add the CRC byte at the end of the data. MCF8315A will compute CRC using the same polynomial internally and if there is a mismatch, the write request is discarded. Input data for CRC calculation by external MCU for write operation are listed below:

1. Target ID + write bit.
2. Control word -3 bytes
3. Data bytes $-2 / 4 / 8$ bytes

CRC Calculation in Read Operation: When the external MCU reads from MCF8315A, if the CRC is enabled, MCF8315A sends the CRC byte at the end of the data. The CRC computation in read operation involves the start byte, control words sent by external MCU along with data bytes sent by MCF8315A. Input data for CRC calculation by external MCU to verify the data sent by MCF8315A are listed below :

1. Target ID + write bit
2. Control word -3 bytes
3. Target ID + read bit
4. Data bytes $-2 / 4 / 8$ bytes

### 7.7 EEPROM (Non-Volatile) Register Map

### 7.7.1 Algorithm_Configuration Registers

Table 7-13 lists the memory-mapped registers for the Algorithm_Configuration registers. All register offset addresses not listed in Table 7-13 should be considered as reserved locations and the register contents should not be modified.

Table 7-13. ALGORITHM_CONFIGURATION Registers

| Offset | Acronym | Register Name | Section |
| :---: | :---: | :---: | :---: |
| 80h | ISD_CONFIG | ISD Configuration | $\begin{gathered} \text { ISD_CONFIG Register (Offset }=80 \mathrm{~h}) \text { [Reset } \\ =00000000 \mathrm{~h}] \end{gathered}$ |
| 82h | REV_DRIVE_CONFIG | Reverse Drive Configuration | REV_DRIVE_CONFIG Register (Offset = 82h) [Reset $=00000000 \mathrm{~h}]$ |
| 84h | MOTOR_STARTUP1 | Motor Startup Configuration1 | $\begin{aligned} & \text { MOTOR_STARTUP1 Register (Offset }=84 \mathrm{~h}) \\ & \text { [Reset }=00000000 \mathrm{~h}] \end{aligned}$ |
| 86h | MOTOR_STARTUP2 | Motor Startup Configuration2 | $\begin{aligned} & \text { MOTOR_STARTUP2 Register (Offset }=86 \mathrm{~h}) \\ & \text { [Reset }=00000000 \mathrm{~h}] \end{aligned}$ |
| 88h | CLOSED_LOOP1 | Close Loop Configuration1 | $\begin{aligned} & \text { CLOSED_LOOP1 Register (Offset }=88 \mathrm{~h}) \\ & \text { [Reset }=00000000 \mathrm{~h}] \end{aligned}$ |
| 8Ah | CLOSED_LOOP2 | Close Loop Configuration2 | $\begin{aligned} & \text { CLOSED_LOOP2 Register (Offset = 8Ah) } \\ & {[\text { Reset }=\mathrm{X}]} \end{aligned}$ |
| 8Ch | CLOSED_LOOP3 | Close Loop Configuration3 | CLOSED_LOOP3 Register (Offset = 8Ch) $[$ Reset $=\mathrm{X}]$ |
| 8Eh | CLOSED_LOOP4 | Close Loop Configuration4 | $\begin{gathered} \text { CLOSED_LOOP4 Register (Offset }=8 \text { Eh }) \\ {[\text { Reset }=X]} \end{gathered}$ |
| 94h | SPEED_PROFILES1 | Speed Profile Configuration1 | SPEED_PROFILES1 Register (Offset = 94h) [Reset $=\mathrm{X}]$ |
| 96h | SPEED_PROFILES2 | Speed Profile Configuration2 | $\begin{gathered} \text { SPEED_PROFILES2 Register (Offset = 96h }) \\ {[\text { Reset }=\mathrm{X}]} \end{gathered}$ |
| 98h | SPEED_PROFILES3 | Speed Profile Configuration3 | SPEED_PROFILES3 Register (Offset $=98 \mathrm{~h})$ $[$ Reset $=\mathrm{X}]$ |
| 9Ah | SPEED_PROFILES4 | Speed Profile Configuration4 | $\begin{aligned} & \text { SPEED_PROFILES4 Register (Offset = 9Ah) } \\ & {[\text { Reset }=\mathrm{X}]} \end{aligned}$ |
| 9Ch | SPEED_PROFILES5 | Speed Profile Configuration5 | SPEED_PROFILES5 Register (Offset = 9Ch) [Reset $=\mathrm{X}$ ] |
| 9Eh | SPEED_PROFILES6 | Speed Profile Configuration6 | SPEED_PROFILES6 Register (Offset = 9Eh <br> [Reset = X] |

Complex bit access types are encoded to fit into small table cells. Table $7-14$ shows the codes that are used for access types in this section.

Table 7-14. Algorithm_Configuration Access Type Codes

| Access Type | Code | Description |
| :--- | :--- | :--- |
| Read Type |  |  |
| R | R | Read |
| Write Type |  |  |
| W | W | Write |
| Reset or Default Value |  |  |
| $-n$ |  | Value after reset or the default <br> value |

### 7.7.1.1 ISD_CONFIG Register (Offset = 80h) [Reset = 00000000h]

ISD_CONFIG is shown in Figure 7-59 and described in Table 7-15.
Return to the Summary Table.
Register to configure initial speed detect settings
Figure 7-59. ISD_CONFIG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | ISD_EN | BRAKE_EN | HIZ_EN | RVS_DR_EN | RESYNC_EN | FW_DRV_RESYN_THR |  |
| R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh |  |
| 23 | 22 | 21 | 20 | 1918 |  | 17 | 16 |
| FW_DRV_R | YN_THR | BRK_MODE | BRK_CONFIG | BRK_CURR_THR |  |  | BRK_TIME |
| R/W-Oh |  | R/W-Oh | R/W-Oh | R/W-Oh |  | R/W-Oh |  |
| 15 | 14 | 13 | 12 | 11 10 |  | 9 | 8 |
| BRK_TIME |  |  | HIZ_TIME |  |  |  | $\begin{gathered} \text { STAT_DETECT } \\ \text { _THR } \\ \hline \end{gathered}$ |
| R/W-Oh |  |  | R/W-Oh |  |  | R/W-Oh |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| STAT_DE | T_THR | REV_DRV_HANDOFF_THR |  |  |  | $\begin{gathered} \text { REV_DRV_OPEN_LOOP_CURR } \\ \text { ENT } \end{gathered}$ |  |
| R/W-Oh |  | R/W-Oh |  |  |  | R/W-Oh |  |

Table 7-15. ISD_CONFIG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 31 | RESERVED | R/W | Oh | Reserved |
| 30 | ISD_EN | R/W | Oh | ISD Enable <br> Oh = Disable <br> 1h = Enable |
| 29 | BRAKE_EN | R/W | Oh | Brake enable <br> Oh = Disable <br> 1h = Enable |
| 28 | HIZ_EN | R/W | Oh | Hi-Z enable <br> Oh = Disable <br> 1h = Enable |
| 27 | RVS_DR_EN | R/W | Oh | Reverse Drive Enable <br> Oh = Disable <br> 1h = Enable |
| 26 | RESYNC_EN | R/W | Oh | Resynchronization Enable <br> Oh = Disable <br> 1h = Enable |

MCF8315A
Table 7-15. ISD_CONFIG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 25-22 | FW_DRV_RESYN_THR | R/W | Oh | Minimum Speed threshold to resynchronize to close loop (\% of MAX_SPEED) <br> Oh = 5\% <br> $1 \mathrm{~h}=10 \%$ <br> $2 h=15 \%$ <br> $3 \mathrm{~h}=20 \%$ <br> $4 \mathrm{~h}=25 \%$ <br> $5 \mathrm{~h}=30 \%$ <br> $6 \mathrm{~h}=35 \%$ <br> $7 \mathrm{~h}=40 \%$ <br> $8 \mathrm{~h}=45 \%$ <br> $9 \mathrm{~h}=50 \%$ <br> $\mathrm{Ah}=55 \%$ <br> Bh $=60 \%$ <br> Ch $=70 \%$ <br> Dh $=80 \%$ <br> Eh $=90 \%$ <br> Fh = 100\% |
| 21 | BRK_MODE | R/W | Oh | Brake mode <br> Oh = All three high side FETs turned ON <br> 1h = All three low side FETs turned ON |
| 20 | BRK_CONFIG | R/W | Oh | Brake configuration <br> Oh = Brake time is used to come out of Brake state 1h = Brake current threshold and Brake time is used to come out of Brake state |
| 19-17 | BRK_CURR_THR | R/W | Oh | $\begin{aligned} & \text { Brake current threshold (A) } \\ & \text { Oh }=0.0625 \mathrm{~A} \\ & 1 \mathrm{~h}=0.125 \mathrm{~A} \\ & 2 \mathrm{~h}=0.1875 \mathrm{~A} \\ & 3 \mathrm{~h}=0.3125 \mathrm{~A} \\ & 4 \mathrm{~h}=0.625 \mathrm{~A} \\ & 5 \mathrm{~h}=1.25 \mathrm{~A} \\ & 6 \mathrm{~h}=2.5 \mathrm{~A} \\ & 7 \mathrm{~h}=5.0 \mathrm{~A} \end{aligned}$ |
| 16-13 | BRK_TIME | R/W | Oh | Brake time $0 \mathrm{~h}=10 \mathrm{~ms}$ $1 \mathrm{~h}=50 \mathrm{~ms}$ $2 \mathrm{~h}=100 \mathrm{~ms}$ $3 \mathrm{~h}=200 \mathrm{~ms}$ $4 \mathrm{~h}=300 \mathrm{~ms}$ $5 \mathrm{~h}=400 \mathrm{~ms}$ $6 \mathrm{~h}=500 \mathrm{~ms}$ $7 \mathrm{~h}=750 \mathrm{~ms}$ $8 \mathrm{~h}=1 \mathrm{~S}$ $9 \mathrm{~h}=2 \mathrm{~S}$ $A h=3 S$ $\mathrm{Bh}=4 \mathrm{~S}$ Ch $=5 \mathrm{~S}$ Dh $=7.5 \mathrm{~S}$ $\mathrm{Eh}=10 \mathrm{~S}$ $\mathrm{Fh}=15 \mathrm{~S}$ |

Table 7-15. ISD_CONFIG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 12-9 | HIZ_TIME | R/W | Oh | $\begin{aligned} & \mathrm{Hi}-\mathrm{Z} \text { time } \\ & 0 \mathrm{~h}=10 \mathrm{~ms} \\ & 1 \mathrm{~h}=50 \mathrm{~ms} \\ & 2 \mathrm{~h}=100 \mathrm{~ms} \\ & 3 \mathrm{~h}=200 \mathrm{~ms} \\ & 4 \mathrm{~h}=300 \mathrm{~ms} \\ & 5 \mathrm{~h}=400 \mathrm{~ms} \\ & 6 \mathrm{~h}=500 \mathrm{~ms} \\ & 7 \mathrm{~h}=750 \mathrm{~ms} \\ & 8 \mathrm{~h}=1 \mathrm{~s} \\ & 9 \mathrm{~h}=2 \mathrm{~s} \\ & \mathrm{Ah}=3 \mathrm{~s} \\ & \mathrm{Bh}=4 \mathrm{~s} \\ & \mathrm{Ch}=5 \mathrm{~s} \\ & \mathrm{Dh}=7.5 \mathrm{~s} \\ & \mathrm{Eh}=10 \mathrm{~s} \\ & \mathrm{Fh}=15 \mathrm{~s} \end{aligned}$ |
| 8-6 | STAT_DETECT_THR | R/W | Oh | BEMF threshold to detect if motor is stationary $\begin{aligned} & 0 \mathrm{~h}=50 \mathrm{mV} \\ & 1 \mathrm{~h}=75 \mathrm{mV} \\ & 2 \mathrm{~h}=100 \mathrm{mV} \\ & 3 \mathrm{~h}=250 \mathrm{mV} \\ & 4 \mathrm{~h}=500 \mathrm{mV} \\ & 5 \mathrm{~h}=750 \mathrm{mV} \\ & 6 \mathrm{~h}=1000 \mathrm{mV} \\ & 7 \mathrm{~h}=1500 \mathrm{mV} \end{aligned}$ |
| 5-2 | $\begin{aligned} & \text { REV_DRV_HANDOFF_T } \\ & \text { HR } \end{aligned}$ | R/W | Oh | Speed threshold used to transition to open loop during reverse deceleration (\% of MAX_SPEED) <br> Oh = 2.5\% <br> $1 \mathrm{~h}=5 \%$ <br> $2 h=7.5 \%$ <br> $3 \mathrm{~h}=10 \%$ <br> $4 h=12.5 \%$ <br> $5 h=15 \%$ <br> $6 h=20 \%$ <br> $7 \mathrm{~h}=25 \%$ <br> $8 \mathrm{~h}=30 \%$ <br> $9 h=40 \%$ <br> Ah $=50 \%$ <br> $B h=60 \%$ <br> Ch $=70 \%$ <br> Dh $=80 \%$ <br> Eh $=90 \%$ <br> $\mathrm{Fh}=100 \%$ |
| 1-0 | REV_DRV_OPEN_LOOP _CURRENT | R/W | Oh | Open loop current limit during speed reversal (A) $\begin{aligned} & \mathrm{Oh}=0.9375 \mathrm{~A} \\ & 1 \mathrm{~h}=1.5625 \mathrm{~A} \\ & 2 \mathrm{~h}=2.1875 \mathrm{~A} \\ & 3 \mathrm{~h}=3.125 \mathrm{~A} \end{aligned}$ |

### 7.7.1.2 REV_DRIVE_CONFIG Register (Offset $=\mathbf{8 2 h}$ ) [Reset $=\mathbf{0 0 0 0 0 0 0 0} \mathbf{~}]$

REV_DRIVE_CONFIG is shown in Figure 7-60 and described in Table 7-16.
Return to the Summary Table.
Register to configure reverse drive settings
Figure 7-60. REV_DRIVE_CONFIG Register


Table 7-16. REV_DRIVE_CONFIG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 31 | RESERVED | R/W | Oh | Reserved |
| 30-27 | REV_DRV_OPEN_LOOP _ACCEL_A1 | R/W | Oh | Open loop acceleration coefficient A1 during reverse drive $0 \mathrm{~h}=0.01 \mathrm{~Hz} / \mathrm{s}$ <br> $1 \mathrm{~h}=0.05 \mathrm{~Hz} / \mathrm{s}$ <br> $2 \mathrm{~h}=1 \mathrm{~Hz} / \mathrm{s}$ <br> $3 \mathrm{~h}=2.5 \mathrm{~Hz} / \mathrm{s}$ <br> $4 \mathrm{~h}=5 \mathrm{~Hz} / \mathrm{s}$ <br> $5 \mathrm{~h}=10 \mathrm{~Hz} / \mathrm{s}$ <br> $6 \mathrm{~h}=25 \mathrm{~Hz} / \mathrm{s}$ <br> $7 \mathrm{~h}=50 \mathrm{~Hz} / \mathrm{s}$ <br> $8 \mathrm{~h}=75 \mathrm{~Hz} / \mathrm{s}$ <br> $9 \mathrm{~h}=100 \mathrm{~Hz} / \mathrm{s}$ <br> $\mathrm{Ah}=250 \mathrm{~Hz} / \mathrm{s}$ <br> $\mathrm{Bh}=500 \mathrm{~Hz} / \mathrm{s}$ <br> $\mathrm{Ch}=750 \mathrm{~Hz} / \mathrm{s}$ <br> Dh $=1000 \mathrm{~Hz} / \mathrm{s}$ <br> Eh $=5000 \mathrm{~Hz} / \mathrm{s}$ <br> Fh $=10000 \mathrm{~Hz} / \mathrm{s}$ |

Table 7-16. REV_DRIVE_CONFIG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 26-23 | REV_DRV_OPEN_LOOP _ACCEL_A2 | R/W | Oh | Open loop acceleration coefficient A2 during reverse drive $0 \mathrm{~h}=0.0 \mathrm{~Hz} / \mathrm{s} 2$ <br> $1 \mathrm{~h}=0.05 \mathrm{~Hz} / \mathrm{s} 2$ <br> $2 \mathrm{~h}=1 \mathrm{~Hz} / \mathrm{s} 2$ <br> $3 \mathrm{~h}=2.5 \mathrm{~Hz} / \mathrm{s} 2$ <br> $4 \mathrm{~h}=5 \mathrm{~Hz} / \mathrm{s} 2$ <br> $5 \mathrm{~h}=10 \mathrm{~Hz} / \mathrm{s} 2$ <br> $6 \mathrm{~h}=25 \mathrm{~Hz} / \mathrm{s} 2$ <br> $7 \mathrm{~h}=50 \mathrm{~Hz} / \mathrm{s} 2$ <br> $8 \mathrm{~h}=75 \mathrm{~Hz} / \mathrm{s} 2$ <br> $9 \mathrm{~h}=100 \mathrm{~Hz} / \mathrm{s} 2$ <br> $\mathrm{Ah}=250 \mathrm{~Hz} / \mathrm{s} 2$ <br> $\mathrm{Bh}=500 \mathrm{~Hz} / \mathrm{s} 2$ <br> $\mathrm{Ch}=750 \mathrm{~Hz} / \mathrm{s} 2$ <br> Dh $=1000 \mathrm{~Hz} / \mathrm{s} 2$ <br> $\mathrm{Eh}=5000 \mathrm{~Hz} / \mathrm{s} 2$ <br> Fh $=10000 \mathrm{~Hz} / \mathrm{s} 2$ |
| 22-20 | ACTIVE_BRAKE_CURRE NT_LIMIT | R/W | Oh | Bus current limit during active braking (A) $\mathrm{Oh}=0.3125 \mathrm{~A}$ <br> $1 \mathrm{~h}=0.625 \mathrm{~A}$ <br> $2 \mathrm{~h}=1.25 \mathrm{~A}$ <br> $3 \mathrm{~h}=1.875 \mathrm{~A}$ <br> $4 \mathrm{~h}=2.5 \mathrm{~A}$ <br> $5 \mathrm{~h}=3.125 \mathrm{~A}$ <br> $6 \mathrm{~h}=3.75 \mathrm{~A}$ <br> $7 \mathrm{~h}=$ Reserved |
| 19-10 | ACTIVE_BRAKE_KP | R/W | Oh | 10-bit value for active braking loop Kp. Kp = ACTIVE_BRAKE_KP / $2^{7}$ |
| 9-0 | ACTIVE_BRAKE_KI | R/W | Oh | 10-bit value for active braking loop Ki. Ki = ACTIVE_BRAKE_KI / $2^{9}$ |

### 7.7.1.3 MOTOR_STARTUP1 Register (Offset $=\mathbf{8 4 h}$ ) [Reset $=\mathbf{0 0 0 0 0 0 0 0 \mathrm { h } ]}$

MOTOR_STARTUP1 is shown in Figure 7-61 and described in Table 7-17.
Return to the Summary Table.
Register to configure motor startup settings1
Figure 7-61. MOTOR_STARTUP1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | MTR_STARTUP |  | ALIGN_SLOW_RAMP_RATE |  |  |  | ALIGN_TIME |
| R/W-Oh | R/W-Oh |  | R/W-Oh |  |  |  | R/W-Oh |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| ALIGN_TIME |  |  | ALIGN_OR_SLOW_CURRENT_ILIMIT |  |  |  | $\underset{\mathrm{Q}}{\mathrm{IPD}}$ |
| R/W-Oh |  |  | R/W-Oh |  |  |  | R/W-Oh |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| IPD_CLK_FREQ |  | IPD_CURR_THR |  |  |  |  | $\underset{\mathrm{E}}{\mathrm{IPD} \text { RLS_MOD }}$ |
| R/W-Oh |  |  | R/W-Oh |  |  |  | R/W-Oh |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| IPD_ADV_ANGLE |  | IPD_REPEAT |  | $\underset{\substack{\text { OL_ILIMIT_CO } \\ \text { NFIG }}}{ }$ | IQ_RAMP_EN | ACTIVE BRAK E_EN | $\begin{gathered} \text { REV_DRV_CO } \\ \text { NFIG } \end{gathered}$ |
| R/W-Oh |  | R/W-Oh |  | R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh |

Table 7-17. MOTOR_STARTUP1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 31 | RESERVED | R/W | Oh | Reserved |
| 30-29 | MTR_STARTUP | R/W | Oh | Motor start-up options Oh = Align 1h = Double Align $2 \mathrm{~h}=\mathrm{IPD}$ <br> 3h = Slow first cycle |
| 28-25 | ALIGN_SLOW_RAMP_RA TE | R/W | Oh | Align, slow first cycle and open loop current ramp rate $0 \mathrm{~h}=0.1 \mathrm{~A} / \mathrm{s}$ <br> $1 \mathrm{~h}=1 \mathrm{~A} / \mathrm{s}$ <br> $2 \mathrm{~h}=5 \mathrm{~A} / \mathrm{s}$ <br> $3 \mathrm{~h}=10 \mathrm{~A} / \mathrm{s}$ <br> $4 \mathrm{~h}=15 \mathrm{~A} / \mathrm{s}$ <br> $5 \mathrm{~h}=25 \mathrm{~A} / \mathrm{s}$ <br> $6 \mathrm{~h}=50 \mathrm{~A} / \mathrm{s}$ <br> $7 \mathrm{~h}=100 \mathrm{~A} / \mathrm{s}$ <br> $8 \mathrm{~h}=150 \mathrm{~A} / \mathrm{s}$ <br> $9 \mathrm{~h}=200 \mathrm{~A} / \mathrm{s}$ <br> $\mathrm{Ah}=250 \mathrm{~A} / \mathrm{s}$ <br> $\mathrm{Bh}=500 \mathrm{~A} / \mathrm{s}$ <br> $\mathrm{Ch}=1000 \mathrm{~A} / \mathrm{s}$ <br> $\mathrm{Dh}=2000 \mathrm{~A} / \mathrm{s}$ <br> $\mathrm{Eh}=5000 \mathrm{~A} / \mathrm{s}$ <br> Fh $=$ No Limit A/s |

Table 7-17. MOTOR_STARTUP1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 24-21 | ALIGN_TIME | R/W | Oh | $\begin{aligned} & \text { Align time } \\ & 0 \mathrm{~h}=10 \mathrm{~ms} \\ & 1 \mathrm{~h}=50 \mathrm{~ms} \\ & 2 \mathrm{~h}=100 \mathrm{~ms} \\ & 3 \mathrm{~h}=200 \mathrm{~ms} \\ & 4 \mathrm{~h}=300 \mathrm{~ms} \\ & 5 \mathrm{~h}=400 \mathrm{~ms} \\ & 6 \mathrm{~h}=500 \mathrm{~ms} \\ & 7 \mathrm{~h}=750 \mathrm{~ms} \\ & 8 \mathrm{~h}=1 \mathrm{~S} \\ & 9 \mathrm{~h}=1.5 \mathrm{~S} \\ & \mathrm{Ah}=2 \mathrm{~S} \\ & \mathrm{Bh}=3 \mathrm{~S} \\ & \mathrm{Ch}=4 \mathrm{~S} \\ & \mathrm{Dh}=5 \mathrm{~S} \\ & \mathrm{Eh}=7.5 \mathrm{~S} \\ & \text { Fh }=10 \mathrm{~S} \end{aligned}$ |
| 20-17 | ALIGN_OR_SLOW_CUR RENT_ILIMIT | R/W | Oh | Align or slow first cycle current limit (A) $\mathrm{Oh}=0.078125 \mathrm{~A}$ <br> $1 \mathrm{~h}=0.15625 \mathrm{~A}$ $2 \mathrm{~h}=0.3125 \mathrm{~A}$ <br> $3 \mathrm{~h}=0.625 \mathrm{~A}$ <br> $4 \mathrm{~h}=0.9375 \mathrm{~A}$ <br> $5 \mathrm{~h}=1.25 \mathrm{~A}$ <br> $6 \mathrm{~h}=1.5625 \mathrm{~A}$ <br> $7 \mathrm{~h}=1.875 \mathrm{~A}$ <br> $8 \mathrm{~h}=2.1875 \mathrm{~A}$ <br> $9 \mathrm{~h}=2.5 \mathrm{~A}$ <br> $\mathrm{Ah}=2.8125 \mathrm{~A}$ <br> $\mathrm{Bh}=3.125 \mathrm{~A}$ <br> $\mathrm{Ch}=3.4375 \mathrm{~A}$ <br> $\mathrm{Dh}=3.75 \mathrm{~A}$ <br> Eh = Reserved <br> Fh = Reserved |
| 16-14 | IPD_CLK_FREQ | R/W | Oh | IPD Clock Frequency Oh $=50 \mathrm{~Hz}$ <br> $1 \mathrm{~h}=100 \mathrm{~Hz}$ <br> $2 \mathrm{~h}=250 \mathrm{~Hz}$ <br> $3 \mathrm{~h}=500 \mathrm{~Hz}$ <br> $4 \mathrm{~h}=1000 \mathrm{~Hz}$ <br> $5 \mathrm{~h}=2000 \mathrm{~Hz}$ <br> $6 \mathrm{~h}=5000 \mathrm{~Hz}$ <br> $7 \mathrm{~h}=10000 \mathrm{~Hz}$ |

MCF8315A
Table 7-17. MOTOR_STARTUP1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 13-9 | IPD_CURR_THR | R/W | Oh | $\begin{aligned} & \text { IPD Current Threshold (A) } \\ & 0 \mathrm{~h}=0.15625 \mathrm{~A} \\ & 1 \mathrm{~h}=0.3125 \mathrm{~A} \\ & 2 \mathrm{~h}=0.468 \mathrm{~A} \\ & 3 \mathrm{~h}=00.62 \mathrm{~A} \\ & 4 \mathrm{~h}=0.78125 \mathrm{~A} \\ & 5 \mathrm{~h}=0.9375 \mathrm{~A} \\ & 6 \mathrm{~h}=1.25 \mathrm{~A} \\ & 7 \mathrm{~h}=1.5625 \mathrm{~A} \\ & 8 \mathrm{~h}=1.875 \mathrm{~A} \\ & 9 \mathrm{~h}=2.291 \mathrm{~A} \\ & \mathrm{Ah}=2.5 \mathrm{~A} \\ & \mathrm{Bh}=2.916 \mathrm{~A} \\ & \mathrm{Ch}=3.125 \mathrm{~A} \\ & \mathrm{Dh}=3.333 \mathrm{~A} \\ & \mathrm{Eh}=3.75 \mathrm{~A} \\ & \mathrm{Fh}=4.166 \mathrm{~A} \\ & 10 \mathrm{~h}=4.583 \mathrm{~A} \\ & 11 \mathrm{~h}=5 \mathrm{~A} \\ & 12 \mathrm{~h}=\text { Reserved } \\ & 13 \mathrm{~h}=\text { Reserved } \\ & 14 \mathrm{~h}=\text { Reserved } \\ & 15 \mathrm{~h}=\text { Reserved } \\ & 16 \mathrm{~h}=\text { Reserved } \\ & 17 \mathrm{~h}=\text { Reserved } \\ & 18 \mathrm{~h}=\text { Reserved } \\ & 19 \mathrm{~h}=\text { Reserved } \\ & 1 \mathrm{Ah}=\text { Reserved } \\ & 1 \mathrm{Bh}=\text { Reserved } \\ & 1 \mathrm{Ch}=\text { Reserved } \\ & 1 \mathrm{Dh}=\text { Reserved } \\ & 1 \mathrm{Eh}=\text { Reserved } \\ & 1 \mathrm{Fh}=\text { Reserved } \end{aligned}$ |
| 8 | IPD_RLS_MODE | R/W | Oh | $\begin{aligned} & \text { IPD release mode } \\ & 0 \mathrm{~h}=\text { Brake } \\ & 1 \mathrm{~h}=\text { Tristate } \end{aligned}$ |
| 7-6 | IPD_ADV_ANGLE | R/W | Oh | $\begin{aligned} & \text { IPD advance angle } \\ & 0 \mathrm{~h}=0 \mathrm{deg} \\ & 1 \mathrm{~h}=30 \mathrm{deg} \\ & 2 \mathrm{~h}=60 \mathrm{deg} \\ & 3 \mathrm{~h}=90 \mathrm{deg} \end{aligned}$ |
| 5-4 | IPD_REPEAT | R/W | Oh | Number of times IPD is executed Oh = 1 time $1 \mathrm{~h}=$ average of 2 times $2 \mathrm{~h}=$ average of 3 times $3 \mathrm{~h}=$ average of 4 times |
| 3 | OL_ILIMIT_CONFIG | R/W | Oh | Open loop current limit configuration <br> Oh = Open loop current limit defined by OL_ILIMIT <br> $1 \mathrm{~h}=$ Open loop current limit defined by ILIMIT |
| 2 | IQ_RAMP_EN | R/W | Oh | Iq ramp down after transition to close loop enable Oh = Disable Iq ramp down <br> 1h = Enable Iq ramp down |
| 1 | ACTIVE_BRAKE_EN | R/W | Oh | Enables active braking during deceleration Oh = Disable Active Brake Reverse Drive 1h = Enable Active Brake Reverse Drive |
| 0 | REV_DRV_CONFIG | R/W | Oh | Chooses between forward and reverse drive setting for reverse drive Oh = Open loop current, A1, A2 based on forward drive 1h = Open loop current, A1, A2 based on reverse drive |

### 7.7.1.4 MOTOR_STARTUP2 Register (Offset $=\mathbf{8 6 h}$ ) [Reset $=\mathbf{0 0 0 0 0 0 0 0 \mathrm { h } ]}$

MOTOR_STARTUP2 is shown in Figure 7-62 and described in Table 7-18.
Return to the Summary Table.
Register to configure motor startup settings2
Figure 7-62. MOTOR_STARTUP2 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | OL_ILIMIT |  |  |  | OL_ACC_A1 |  |  |
| R/W-Oh | R/W-Oh |  |  |  | R/W-Oh |  |  |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| OL_ACC_A1 | OL_ACC_A2 |  |  |  | $\begin{gathered} \text { AUTO_HANDO } \\ \text { FF EN } \end{gathered}$ | OPN_CL_HANDOFF_THR |  |
| R/W-Oh | R/W-Oh |  |  |  | R/W-Oh | R/W-Oh |  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| OPN_CL_HANDOFF_THR |  |  | ALIGN_ANGLE |  |  |  |  |
| R/W-Oh |  |  | R/W-Oh |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 |  | 1 | 0 |
| SLOW_FIRST_CYC_FREQ |  |  |  | FIRST_CYCLE _FREQ_SEL | THETA_ERROR_RAMP_RATE |  |  |
| R/W-Oh |  |  |  | R/W-Oh | R/W-Oh |  |  |

Table 7-18. MOTOR_STARTUP2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 31 | RESERVED | R/W | Oh | Reserved |
| 30-27 | OL_ILIMIT | R/W | Oh | $\begin{aligned} & \text { Open Loop current limit }(\mathrm{A}) \\ & \text { Oh }=0.078125 \mathrm{~A} \\ & 1 \mathrm{~h}=0.15625 \mathrm{~A} \\ & 2 \mathrm{~h}=0.3125 \mathrm{~A} \\ & 3 \mathrm{~h}=0.625 \mathrm{~A} \\ & 4 \mathrm{~h}=0.9375 \mathrm{~A} \\ & 5 \mathrm{~h}=1.25 \mathrm{~A} \\ & 6 \mathrm{~h}=1.5625 \mathrm{~A} \\ & 7 \mathrm{~h}=1.875 \mathrm{~A} \\ & 8 \mathrm{~h}=2.1875 \mathrm{~A} \\ & 9 \mathrm{~h}=2.5 \mathrm{~A} \\ & \mathrm{Ah}=2.8125 \mathrm{~A} \\ & \mathrm{Bh}=3.125 \mathrm{~A} \\ & \mathrm{Ch}=3.4375 \mathrm{~A} \\ & \mathrm{Dh}=3.75 \mathrm{~A} \\ & \mathrm{Eh}=\text { Reserved } \\ & \mathrm{Fh}=\text { Reserved } \end{aligned}$ |

Table 7-18. MOTOR_STARTUP2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 26-23 | OL_ACC_A1 | R/W | Oh | Open loop acceleration coefficient A1 $\mathrm{Oh}=0.01 \mathrm{~Hz} / \mathrm{s}$ <br> $1 \mathrm{~h}=0.05 \mathrm{~Hz} / \mathrm{s}$ <br> $2 \mathrm{~h}=1 \mathrm{~Hz} / \mathrm{s}$ <br> $3 \mathrm{~h}=2.5 \mathrm{~Hz} / \mathrm{s}$ <br> $4 \mathrm{~h}=5 \mathrm{~Hz} / \mathrm{s}$ <br> $5 \mathrm{~h}=10 \mathrm{~Hz} / \mathrm{s}$ <br> $6 \mathrm{~h}=25 \mathrm{~Hz} / \mathrm{s}$ <br> $7 \mathrm{~h}=50 \mathrm{~Hz} / \mathrm{s}$ <br> $8 \mathrm{~h}=75 \mathrm{~Hz} / \mathrm{s}$ <br> $9 \mathrm{~h}=100 \mathrm{~Hz} / \mathrm{s}$ <br> $\mathrm{Ah}=250 \mathrm{~Hz} / \mathrm{s}$ <br> $\mathrm{Bh}=500 \mathrm{~Hz} / \mathrm{s}$ <br> $\mathrm{Ch}=750 \mathrm{~Hz} / \mathrm{s}$ <br> Dh $=1000 \mathrm{~Hz} / \mathrm{s}$ <br> $\mathrm{Eh}=5000 \mathrm{~Hz} / \mathrm{s}$ <br> Fh $=10000 \mathrm{~Hz} / \mathrm{s}$ |
| 22-19 | OL_ACC_A2 | R/W | Oh | Open loop acceleration coefficient A2 $0 \mathrm{~h}=0.0 \mathrm{~Hz} / \mathrm{s} 2$ <br> $1 \mathrm{~h}=0.05 \mathrm{~Hz} / \mathrm{s} 2$ <br> $2 \mathrm{~h}=1 \mathrm{~Hz} / \mathrm{s} 2$ <br> $3 \mathrm{~h}=2.5 \mathrm{~Hz} / \mathrm{s} 2$ <br> $4 \mathrm{~h}=5 \mathrm{~Hz} / \mathrm{s} 2$ <br> $5 \mathrm{~h}=10 \mathrm{~Hz} / \mathrm{s} 2$ <br> $6 \mathrm{~h}=25 \mathrm{~Hz} / \mathrm{s} 2$ <br> $7 \mathrm{~h}=50 \mathrm{~Hz} / \mathrm{s} 2$ <br> $8 \mathrm{~h}=75 \mathrm{~Hz} / \mathrm{s} 2$ <br> $9 \mathrm{~h}=100 \mathrm{~Hz} / \mathrm{s} 2$ <br> Ah $=250 \mathrm{~Hz} / \mathrm{s} 2$ <br> $\mathrm{Bh}=500 \mathrm{~Hz} / \mathrm{s} 2$ <br> $\mathrm{Ch}=750 \mathrm{~Hz} / \mathrm{s} 2$ <br> Dh $=1000 \mathrm{~Hz} / \mathrm{s} 2$ <br> Eh $=5000 \mathrm{~Hz} / \mathrm{s} 2$ <br> Fh $=10000 \mathrm{~Hz} / \mathrm{s} 2$ |
| 18 | AUTO_HANDOFF_EN | R/W | Oh | Auto Handoff Enable <br> Oh = Disable Auto Handoff (and use OPN_CL_HANDOFF_THR) <br> 1h = Enable Auto Handoff |

Table 7-18. MOTOR_STARTUP2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 17-13 | $\begin{aligned} & \mathrm{OPN} \text { R CL_HANDOFF_TH } \\ & \mathrm{R} \end{aligned}$ | R/W | Oh |  |

MCF8315A
www.ti.com
Table 7-18. MOTOR_STARTUP2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 12-8 | ALIGN_ANGLE | R/W | Oh | Align Angle Oh = 0 deg $1 \mathrm{~h}=10 \mathrm{deg}$ $2 \mathrm{~h}=20 \mathrm{deg}$ $3 \mathrm{~h}=30 \mathrm{deg}$ $4 \mathrm{~h}=45 \mathrm{deg}$ $5 \mathrm{~h}=60 \mathrm{deg}$ $6 \mathrm{~h}=70 \mathrm{deg}$ $7 \mathrm{~h}=80 \mathrm{deg}$ $8 \mathrm{~h}=90 \mathrm{deg}$ $9 \mathrm{~h}=110 \mathrm{deg}$ Ah $=120 \mathrm{deg}$ $\mathrm{Bh}=135 \mathrm{deg}$ Ch $=150 \mathrm{deg}$ Dh $=160 \mathrm{deg}$ Eh $=170 \mathrm{deg}$ Fh = 180 deg $10 \mathrm{~h}=190 \mathrm{deg}$ $11 \mathrm{~h}=210 \mathrm{deg}$ $12 \mathrm{~h}=225 \mathrm{deg}$ $13 \mathrm{~h}=240 \mathrm{deg}$ $14 \mathrm{~h}=250 \mathrm{deg}$ $15 \mathrm{~h}=260 \mathrm{deg}$ $16 \mathrm{~h}=270 \mathrm{deg}$ $17 \mathrm{~h}=280 \mathrm{deg}$ $18 \mathrm{~h}=290 \mathrm{deg}$ $19 \mathrm{~h}=315 \mathrm{deg}$ $1 \mathrm{Ah}=330 \mathrm{deg}$ $1 \mathrm{Bh}=340 \mathrm{deg}$ $1 \mathrm{Ch}=350 \mathrm{deg}$ 1Dh = Reserved 1Eh = Reserved 1Fh = Reserved |
| 7-4 | $\begin{aligned} & \text { SLOW_FIRST_CYC_FRE } \\ & \mathrm{Q} \end{aligned}$ | R/W | Oh | Frequency of first cycle in close loop start-up (\% of MAX_SPEED) $\begin{aligned} & 0 h=1 \% \\ & 1 \mathrm{~h}=2 \% \\ & 2 \mathrm{~h}=3 \% \\ & 3 \mathrm{~h}=5 \% \\ & 4 \mathrm{~h}=7.5 \% \\ & 5 \mathrm{~h}=10 \% \\ & 6 \mathrm{~h}=12.5 \% \\ & 7 \mathrm{~h}=15 \% \\ & 8 \mathrm{~h}=17.5 \% \\ & 9 \mathrm{~h}=20 \% \\ & \mathrm{Ah}=25 \% \\ & \mathrm{Bh}=30 \% \\ & \mathrm{Ch}=35 \% \\ & \mathrm{Dh}=40 \% \\ & \mathrm{Eh}=45 \% \\ & \mathrm{Fh}=50 \% \end{aligned}$ |
| 3 | FIRST_CYCLE_FREQ_S EL | R/W | Oh | First cycle frequency in open loop for align, double align and IPD start-up options $\mathrm{Oh}=0 \mathrm{~Hz}$ <br> 1h = Defined by SLOW_FIRST_CYC_FREQ |

Table 7-18. MOTOR_STARTUP2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 2-0 | THETA_ERROR_RAMP_ RATE | R/W | Oh | Ramp rate for reducing difference between estimated theta and open loop theta (deg/ms) <br> $0 \mathrm{~h}=0.01 \mathrm{deg} / \mathrm{ms}$ <br> $1 \mathrm{~h}=0.05 \mathrm{deg} / \mathrm{ms}$ <br> $2 \mathrm{~h}=0.1 \mathrm{deg} / \mathrm{ms}$ <br> $3 \mathrm{~h}=0.15 \mathrm{deg} / \mathrm{ms}$ <br> $4 \mathrm{~h}=0.2 \mathrm{deg} / \mathrm{ms}$ <br> $5 \mathrm{~h}=0.5 \mathrm{deg} / \mathrm{ms}$ <br> $6 \mathrm{~h}=1 \mathrm{deg} / \mathrm{ms}$ <br> $7 \mathrm{~h}=2 \mathrm{deg} / \mathrm{ms}$ |

### 7.7.1.5 CLOSED_LOOP1 Register (Offset = 88h) [Reset = 00000000h]

CLOSED_LOOP1 is shown in Figure 7-63 and described in Table 7-19.
Return to the Summary Table.
Register to configure close loop settings1
Figure 7-63. CLOSED_LOOP1 Register


Table 7-19. CLOSED_LOOP1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| 31 | RESERVED | R/W | Oh | Reserved |
| 30 | OVERMODULATION_EN <br> ABLE | R/W | Oh | Enables Over modulation <br> Oh = Disable Over Modulation <br> 1h = Enable Over Modulation |

Table 7-19. CLOSED_LOOP1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 29-25 | CL_ACC | R/W | Oh | $\begin{aligned} & \text { Closed loop acceleration }(\mathrm{Hz} / \mathrm{sec}) \\ & 0 \mathrm{~h}=0.5 \mathrm{~Hz} / \mathrm{s} \\ & 1 \mathrm{~h}=1 \mathrm{~Hz} / \mathrm{s} \\ & 2 \mathrm{~h}=2.5 \mathrm{~Hz} / \mathrm{s} \\ & 3 \mathrm{~h}=5 \mathrm{~Hz} / \mathrm{s} \\ & 4 \mathrm{~h}=7.5 \mathrm{~Hz} / \mathrm{s} \\ & 5 \mathrm{~h}=10 \mathrm{~Hz} / \mathrm{s} \\ & 6 \mathrm{~h}=20 \mathrm{~Hz} / \mathrm{s} \\ & 7 \mathrm{~h}=40 \mathrm{~Hz} / \mathrm{s} \\ & 8 \mathrm{~h}=60 \mathrm{~Hz} / \mathrm{s} \\ & 9 \mathrm{~h}=80 \mathrm{~Hz} / \mathrm{s} \\ & \mathrm{Ah}=100 \mathrm{~Hz} / \mathrm{s} \\ & \mathrm{Bh}=200 \mathrm{~Hz} / \mathrm{s} \\ & \mathrm{Ch}=300 \mathrm{~Hz} / \mathrm{s} \\ & \mathrm{Dh}=400 \mathrm{~Hz} / \mathrm{s} \\ & \mathrm{Eh}=500 \mathrm{~Hz} / \mathrm{s} \\ & \mathrm{Fh}=600 \mathrm{~Hz} / \mathrm{s} \\ & 10 \mathrm{~h}=700 \mathrm{~Hz} / \mathrm{s} \\ & 11 \mathrm{~h}=800 \mathrm{~Hz} / \mathrm{s} \\ & 12 \mathrm{~h}=900 \mathrm{~Hz} / \mathrm{s} \\ & 13 \mathrm{~h}=1000 \mathrm{~Hz} / \mathrm{s} \\ & 14 \mathrm{~h}=2000 \mathrm{~Hz} / \mathrm{s} \\ & 15 \mathrm{~h}=4000 \mathrm{~Hz} / \mathrm{s} \\ & 16 \mathrm{~h}=6000 \mathrm{~Hz} / \mathrm{s} \\ & 17 \mathrm{~h}=8000 \mathrm{~Hz} / \mathrm{s} \\ & 18 \mathrm{~h}=10000 \mathrm{~Hz} / \mathrm{s} \\ & 19 \mathrm{~h}=20000 \mathrm{~Hz} / \mathrm{s} \\ & 1 \mathrm{Ah}=30000 \mathrm{~Hz} / \mathrm{s} \\ & 1 \mathrm{Bh}=40000 \mathrm{~Hz} / \mathrm{s} \\ & 1 \mathrm{Ch}=50000 \mathrm{~Hz} / \mathrm{s} \\ & 1 \mathrm{Dh}=60000 \mathrm{~Hz} / \mathrm{s} \\ & 1 \mathrm{Eh}=70000 \mathrm{~Hz} / \mathrm{s} \\ & 1 \mathrm{Fh}=\mathrm{No} \mathrm{limit} \\ & \hline \end{aligned}$ |
| 24 | CL_DEC_CONFIG | R/W | Oh | Closed loop deceleration configuration <br> Oh = Closed loop deceleration defined by CL_DEC <br> 1h = Closed loop deceleration defined by CL_ACC |

MCF8315A
www.ti.com
Table 7-19. CLOSED_LOOP1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 23-19 | CL_DEC | R/W | Oh | Closed loop deceleration. This register is used only if AVS is disabled and CL_DEC_CONFIG is set to ' 0 ' $\mathrm{Oh}=0 . \overline{5} \mathrm{~Hz} / \mathrm{s}$ <br> $1 \mathrm{~h}=1 \mathrm{~Hz} / \mathrm{s}$ <br> $2 \mathrm{~h}=2.5 \mathrm{~Hz} / \mathrm{s}$ <br> $3 \mathrm{~h}=5 \mathrm{~Hz} / \mathrm{s}$ <br> $4 \mathrm{~h}=7.5 \mathrm{~Hz} / \mathrm{s}$ <br> $5 \mathrm{~h}=10 \mathrm{~Hz} / \mathrm{s}$ <br> $6 \mathrm{~h}=20 \mathrm{~Hz} / \mathrm{s}$ <br> $7 \mathrm{~h}=40 \mathrm{~Hz} / \mathrm{s}$ <br> $8 \mathrm{~h}=60 \mathrm{~Hz} / \mathrm{s}$ <br> $9 \mathrm{~h}=80 \mathrm{~Hz} / \mathrm{s}$ <br> $\mathrm{Ah}=100 \mathrm{~Hz} / \mathrm{s}$ <br> $\mathrm{Bh}=200 \mathrm{~Hz} / \mathrm{s}$ <br> $\mathrm{Ch}=300 \mathrm{~Hz} / \mathrm{s}$ <br> $\mathrm{Dh}=400 \mathrm{~Hz} / \mathrm{s}$ <br> $\mathrm{Eh}=500 \mathrm{~Hz} / \mathrm{s}$ <br> $\mathrm{Fh}=600 \mathrm{~Hz} / \mathrm{s}$ <br> $10 \mathrm{~h}=700 \mathrm{~Hz} / \mathrm{s}$ <br> $11 \mathrm{~h}=800 \mathrm{~Hz} / \mathrm{s}$ <br> $12 \mathrm{~h}=900 \mathrm{~Hz} / \mathrm{s}$ <br> $13 \mathrm{~h}=1000 \mathrm{~Hz} / \mathrm{s}$ <br> $14 \mathrm{~h}=2000 \mathrm{~Hz} / \mathrm{s}$ <br> $15 \mathrm{~h}=4000 \mathrm{~Hz} / \mathrm{s}$ <br> $16 \mathrm{~h}=6000 \mathrm{~Hz} / \mathrm{s}$ <br> $17 \mathrm{~h}=8000 \mathrm{~Hz} / \mathrm{s}$ <br> $18 \mathrm{~h}=10000 \mathrm{~Hz} / \mathrm{s}$ <br> $19 \mathrm{~h}=20000 \mathrm{~Hz} / \mathrm{s}$ <br> $1 \mathrm{Ah}=30000 \mathrm{~Hz} / \mathrm{s}$ <br> $1 \mathrm{Bh}=40000 \mathrm{~Hz} / \mathrm{s}$ <br> $1 \mathrm{Ch}=50000 \mathrm{~Hz} / \mathrm{s}$ <br> 1Dh $=60000 \mathrm{~Hz} / \mathrm{s}$ <br> 1Eh $=70000 \mathrm{~Hz} / \mathrm{s}$ <br> 1Fh = No limit |
| 18-15 | PWM_FREQ_OUT | R/W | Oh | PWM output frequency Oh $=10 \mathrm{kHz}$ $1 \mathrm{~h}=15 \mathrm{kHz}$ $2 \mathrm{~h}=20 \mathrm{kHz}$ $3 \mathrm{~h}=25 \mathrm{kHz}$ $4 \mathrm{~h}=30 \mathrm{kHz}$ $5 \mathrm{~h}=35 \mathrm{kHz}$ $6 \mathrm{~h}=40 \mathrm{kHz}$ $7 \mathrm{~h}=45 \mathrm{kHz}$ $8 \mathrm{~h}=50 \mathrm{kHz}$ $9 \mathrm{~h}=55 \mathrm{kHz}$ $\mathrm{Ah}=60 \mathrm{kHz}$ $\mathrm{Bh}=65 \mathrm{kHz}$ $\mathrm{Ch}=70 \mathrm{kHz}$ $\mathrm{Dh}=75 \mathrm{kHz}$ <br> Eh = Reserved <br> Fh = Reserved |
| 14 | PWM_MODE | R/W | Oh | PWM modulation <br> Oh = Continuous Space Vector Modulation <br> 1h = Discontinuous Space Vector Modulation |
| 13-12 | FG_SEL | R/W | Oh | ```FG select Oh = Output FG in open loop and closed loop \(1 \mathrm{~h}=\) Output FG in only closed loop \(2 h=\) Output FG in open loop for the first try. \(3 \mathrm{~h}=\) Not Defined``` |

Table 7-19. CLOSED_LOOP1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 11-8 | FG_DIV | R/W | Oh | FG Division factor Oh = Divide by 1 (2-pole motor mechanical speed) $1 \mathrm{~h}=$ Divide by 1 (2-pole motor mechanical speed) $2 \mathrm{~h}=$ Divide by 2 (4-pole motor mechanical speed) $3 \mathrm{~h}=$ Divide by 3 (6-pole motor mechanical speed) $4 \mathrm{~h}=$ Divide by 4 (8-pole motor mechanical speed) ... Fh = Divide by 15 (30-pole motor mechanical speed) |
| 7 | FG_CONFIG | R/W | Oh | FG output configuration <br> Oh = FG active as long as motor is driven <br> 1h = FG active till BEMF drops below BEMF threshold defined by FG_BEMF_THR |
| 6-4 | FG_BEMF_THR | R/W | Oh | FG output BEMF threshold $0 \mathrm{~h}=+/-1 \mathrm{mV}$ <br> $1 \mathrm{~h}=+/-2 \mathrm{mV}$ <br> $2 \mathrm{~h}=+/-5 \mathrm{mV}$ <br> $3 \mathrm{~h}=+/-10 \mathrm{mV}$ <br> $4 \mathrm{~h}=+/-20 \mathrm{mV}$ <br> $5 \mathrm{~h}=+/-30 \mathrm{mV}$ <br> $6 \mathrm{~h}=$ Reserved <br> 7h = Reserved |
| 3 | AVS_EN | R/W | Oh | AVS enable Oh = Disable 1h = Enable |
| 2 | DEADTIME_COMP_EN | R/W | Oh | Deadtime compensation enable Oh = Disable <br> 1h = Enable |
| 1 | SPEED_LOOP_DIS | R/W | Oh | Speed Loop Disable Oh = Enable <br> 1h = Disable |
| 0 | LOW_SPEED_RECIRC_B RAKE_EN | R/W | Oh | Stop mode applied when stop mode is recirculation brake and motor running in align or open loop $\begin{aligned} & \text { Oh }=\mathrm{Hi}-\mathrm{Z} \\ & 1 \mathrm{~h}=\text { Low Side Brake } \end{aligned}$ |

### 7.7.1.6 CLOSED_LOOP2 Register (Offset $=8 \mathrm{Ah}$ ) [Reset $=\mathrm{X}]$

CLOSED_LOOP2 is shown in Figure 7-64 and described in Table 7-20.
Return to the Summary Table.
Register to configure close loop settings2
Figure 7-64. CLOSED_LOOP2 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | MTR_STOP |  |  | MTR_STOP_BRK_TIME |  |  |  |
| R/W-Oh | R/W-Oh |  |  | R/W-Oh |  |  |  |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| ACT_SPIN_THR |  |  |  | BRAKE_SPEED_THRESHOLD |  |  |  |
| R/W-Oh |  |  |  | R/W-Oh |  |  |  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| MOTOR_RES |  |  |  |  |  |  |  |
| R/W-X |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MOTOR_IND |  |  |  |  |  |  |  |
| R/W-X |  |  |  |  |  |  |  |

Table 7-20. CLOSED_LOOP2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 31 | RESERVED | R/W | Oh | Reserved |
| 30-28 | MTR_STOP | R/W | Oh | Motor stop options <br> $\mathrm{Oh}=\mathrm{Hi}-\mathrm{z}$ <br> 1h = Reserved <br> $2 \mathrm{~h}=$ Low side braking <br> 3h = High side braking <br> 4h = Active spin down <br> $5 \mathrm{~h}=$ Align braking <br> 6h = Not Defined <br> 7h $=$ Not Defined |
| 27-24 | MTR_STOP_BRK_TIME | R/W | Oh | Brake time during motor stop Oh $=1 \mathrm{~ms}$ <br> $1 \mathrm{~h}=1 \mathrm{~ms}$ <br> $2 \mathrm{~h}=1 \mathrm{~ms}$ <br> $3 \mathrm{~h}=1 \mathrm{~ms}$ <br> $4 \mathrm{~h}=1 \mathrm{~ms}$ <br> $5 \mathrm{~h}=5 \mathrm{~ms}$ <br> $6 \mathrm{~h}=10 \mathrm{~ms}$ <br> $7 \mathrm{~h}=50 \mathrm{~ms}$ <br> $8 \mathrm{~h}=100 \mathrm{~ms}$ <br> $9 \mathrm{~h}=250 \mathrm{~ms}$ <br> $\mathrm{Ah}=500 \mathrm{~ms}$ <br> $\mathrm{Bh}=1000 \mathrm{~ms}$ <br> $\mathrm{Ch}=2500 \mathrm{~ms}$ <br> $\mathrm{Dh}=5000 \mathrm{~ms}$ <br> $\mathrm{Eh}=10000 \mathrm{~ms}$ <br> $\mathrm{Fh}=15000 \mathrm{~ms}$ |

Table 7-20. CLOSED_LOOP2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 23-20 | ACT_SPIN_THR | R/W | Oh | Speed threshold for active spin down (\% of MAX_SPEED) Oh = $100 \%$ <br> $1 \mathrm{~h}=90 \%$ <br> $2 \mathrm{~h}=80 \%$ <br> $3 \mathrm{~h}=70 \%$ <br> $4 h=60 \%$ <br> $5 \mathrm{~h}=50 \%$ <br> $6 \mathrm{~h}=45 \%$ <br> $7 \mathrm{~h}=40 \%$ <br> $8 \mathrm{~h}=35 \%$ <br> $9 \mathrm{~h}=30 \%$ <br> Ah = $25 \%$ $\mathrm{Bh}=20 \%$ $\mathrm{Ch}=15 \%$ $\mathrm{Dh}=10 \%$ $\text { Eh = } 5 \%$ <br> Fh $=2.5$ \% |
| 19-16 | BRAKE_SPEED_THRES <br> HOLD | R/W | Oh | Speed threshold for BRAKE pin and Motor stop options (Low side Braking or High Side Braking or Align Braking) (\% of MAX_SPEED) $\text { Oh = } 100 \text { \% }$ <br> $1 \mathrm{~h}=90 \%$ <br> $2 h=80 \%$ <br> $3 h=70 \%$ <br> $4 \mathrm{~h}=60 \%$ <br> $5 h=50 \%$ <br> $6 h=45 \%$ <br> $7 \mathrm{~h}=40 \%$ <br> $8 \mathrm{~h}=35 \%$ <br> $9 \mathrm{~h}=30 \%$ <br> Ah = 25 \% <br> Bh = 20 \% <br> Ch $=15$ \% <br> Dh = 10 \% <br> Eh = 5 \% <br> Fh $=2.5$ \% |
| 15-8 | MOTOR_RES | R/W | X | 8-bit values for motor phase resistance. See Table 7-2 for values of phase resistance |
| 7-0 | MOTOR_IND | R/W | X | 8-bit values for motor phase inductance. See Table 7-3 for values of phase inductance |

### 7.7.1.7 CLOSED_LOOP3 Register (Offset $=8 \mathrm{Ch}$ ) [Reset $=\mathrm{X}]$

CLOSED_LOOP3 is shown in Figure 7-65 and described in Table 7-21.
Return to the Summary Table.
Register to configure close loop settings3
Figure 7-65. CLOSED_LOOP3 Register


Table 7-21. CLOSED_LOOP3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 31 | RESERVED | R/W | Oh | Reserved |
| 30-23 | MOTOR_BEMF_CONST | R/W | X | 8-bit values for motor BEMF Constant. See Table 7-4 for values of BEMF constant |
| 22-13 | CURR_LOOP_KP | R/W | Oh | 10-bit value for current Iq and Id loop Kp. Kp = 8LSB of CURR_LOOP_KP / 10^2MSB of CURR_LOOP_KP. Please make 0 for auto calculation of current Kp and Ki |
| 12-3 | CURR_LOOP_KI | R/W | Oh | 10-bit value for current Iq and Id loop Ki. Ki = 1000 * 8 LSB of CURR_LOOP_KI / 10^2MSB of CURR_LOOP_KI. Please make 0 for auto calculation of current Kp and Ki |
| 2-0 | SPD_LOOP_KP | R/W | Oh | 3 MSB bits for speed loop Kp. Kp $=0.01$ * 8LSB of SPD_LOOP_KP / 10^2MSB of SPD_LOOP_KP |

### 7.7.1.8 CLOSED_LOOP4 Register (Offset $=8 \mathrm{Eh}$ ) [Reset $=\mathrm{X}$ ]

CLOSED_LOOP4 is shown in Figure 7-66 and described in Table 7-22.
Return to the Summary Table.
Register to configure close loop settings4
Figure 7-66. CLOSED_LOOP4 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | SPD_LOOP_KP |  |  |  |  |  |  |
| R/W-Oh | R/W-Oh |  |  |  |  |  |  |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| SPD_LOOP_KI |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SPD_LOOP_KI MAX_SPEED |  |  |  |  |  |  |  |
| R/W-Oh |  | R/W-X |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MAX_SPEED |  |  |  |  |  |  |  |
| R/W-X |  |  |  |  |  |  |  |

Table 7-22. CLOSED_LOOP4 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 31 | RESERVED | R/W | Oh | Reserved |
| $30-24$ | SPD_LOOP_KP | R/W | Oh | 7 LSB bits for speed loop Kp. Kp $=0.01$ * 8LSB of SPD_LOOP_KP / <br> $10^{\wedge} 2 M S B$ of SPD_LOOP_KP |
| $23-14$ | SPD_LOOP_KI | R/W | Oh | 10 bit value for speed loop Ki. Ki $=0.1$ * 8 LSB of SPD_LOOP_KI / <br> $10^{\wedge} 2 M S B$ of SPD_LOOP_KI |
| $13-0$ | MAX_SPEED | R/W | X | 14 -bit value for setting maximum value of Speed in electrical Hz <br> Maximum motor electrical speed (Hz): \{MOTOR_SPEED/6\} For <br> example: if MOTOR_SPEED is 0x2710, then maximum motor speed <br> $(\mathrm{Hz})=10000(0 \times 2710) / 6=1666 \mathrm{~Hz}$ |

### 7.7.1.9 SPEED_PROFILES1 Register (Offset = 94h) [Reset = X]

SPEED_PROFILES1 is shown in Figure 7-67 and described in Table 7-23.
Return to the Summary Table.
Register to configure speed profile1
Figure 7-67. SPEED_PROFILES1 Register


Table 7-23. SPEED_PROFILES1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 31 | RESERVED | R/W | Oh | Reserved |
| $30-29$ | SPEED_PROFILE_CONFI <br> G | R/W | Oh | Configuration for speed profiles <br> Oh = Speed Reference Mode <br> 1h = Linear Mode <br> 2h = Staircase Mode <br> 3h = Forward Reverse Mode |
| $28-21$ | DUTY_ON1 | R/W | X | Duty_ON1 Configuration Turn On Duty Cycle (\%) = <br> \{(DUTY_ON1/255)*100\} |
| $20-13$ | DUTY_OFF1 | R/W | X | Duty_OFF1 Configuration Turn Off Duty Cycle (\%) = <br> \{(DUTY_OFF1/255)*100 |
| $12-5$ | DUTY_CLAMP1 | R/W | X | Duty_CLAMP1 Configuration Duty Cycle for clamping speed (\%) $=$ <br> \{(DUTY_CLAMP1/255)*100 $\}$ |
| $4-0$ | DUTY_A | R/W | X | 5 MSB bits for Duty Cycle A |

### 7.7.1.10 SPEED_PROFILES2 Register (Offset $=\mathbf{9 6 h}$ ) [Reset $=$ X]

SPEED_PROFILES2 is shown in Figure 7-68 and described in Table 7-24.
Return to the Summary Table.
Register to configure speed profile2
Figure 7-68. SPEED_PROFILES2 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | DUTY_A |  |  | DUTY_B |  |  |  |
| R/W-Oh | R/W-X |  |  | R/W-X |  |  |  |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| DUTY_B |  |  |  | DUTY_C |  |  |  |
| R/W-X |  |  |  | R/W-X |  |  |  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| DUTY_C |  |  |  | DUTY_D |  |  |  |
| R/W-X |  |  |  | R/W-X |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DUTY_D |  |  |  | DUTY_E |  |  |  |
| R/W-X |  |  |  | R/W-Oh |  |  |  |

Table 7-24. SPEED_PROFILES2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 31 | RESERVED | R/W | Oh | Reserved |
| $30-28$ | DUTY_A | R/W | X | 3 LSB bits for Duty Cycle A Duty_A Configuration Duty Cycle A (\%) $=$ <br> \{(DUTY_A/255)*100 |
| $27-20$ | DUTY_B | R/W | X | Duty_B Configuration Duty Cycle B $(\%)=\{($ DUTY_B/255)*100 $\}$ |
| $19-12$ | DUTY_C | R/W | X | Duty_C Configuration Duty Cycle C $(\%)=\{($ DUTY_C/255)*100 $\}$ |
| $11-4$ | DUTY_D | R/W | X | Duty_D Configuration Duty Cycle D $(\%)=\{($ DUTY_D/255)*100 $\}$ |
| $3-0$ | DUTY_E | R/W | Oh | 4 MSB bits for Duty Cycle E |

### 7.7.1.11 SPEED_PROFILES3 Register (Offset = 98h) [Reset = X]

SPEED_PROFILES3 is shown in Figure 7-69 and described in Table 7-25.
Return to the Summary Table.
Register to configure speed profile3
Figure 7-69. SPEED_PROFILES3 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | DUTY_E |  |  |  | DUTY_ON2 |  |  |
| R/W-Oh | R/W-X |  |  |  | R/W-X |  |  |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| DUTY_ON2 |  |  |  |  | DUTY_OFF2 |  |  |
| R/W-X |  |  |  |  | R/W-X |  |  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| DUTY_OFF2 |  |  |  |  | DUTY_CLAMP2 |  |  |
| R/W-X |  |  |  |  | R/W-X |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DUTY_CLAMP2 |  |  |  |  | DUTY_HYST |  | RESERVED |
| R/W-X |  |  |  |  | R/W-Oh |  | R/W-Oh |

Table 7-25. SPEED_PROFILES3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 31 | RESERVED | R/W | Oh | Reserved |
| $30-27$ | DUTY_E | R/W | X | 4 LSB bits for Duty Cycle E Duty_E Configuration Duty Cycle E (\%) $=$ <br> \{(DUTY_E/255)*100\} |
| $26-19$ | DUTY_ON2 | R/W | X | Duty_ON2 Configuration Turn On Duty Cycle (\%) = <br> \{(DUTY_ON2/255)*100\} |
| $18-11$ | DUTY_OFF2 | R/W | X | Duty_OFF2 Configuration Turn Off Duty Cycle (\%) = <br> \{(DUTY_OFF2/255)*100\} |
| $10-3$ | DUTY_CLAMP2 | R/W | X | Duty_CLAMP2 Configuration Duty Cycle for clamping speed (\%) $=$ <br> \{(DUTY_CLAMP1/255)*100 |
| $2-1$ | DUTY_HYST | R/W | Oh | Duty hysteresis for speed reference mode <br> Oh = $0 \%$ <br> $1 h=0.5 \%$ <br> $2 h=1 \%$ <br> $3 h=2 \%$ |
| 0 | RESERVED | R/W | Oh | Reserved |

### 7.7.1.12 SPEED_PROFILES4 Register (Offset = 9Ah) [Reset = X]

SPEED_PROFILES4 is shown in Figure 7-70 and described in Table 7-26.
Return to the Summary Table.
Register to configure speed profile4
Figure 7-70. SPEED_PROFILES4 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | SPEED_OFF1 |  |  |  |  |  |  |
| R/W-Oh | R/W-X |  |  |  |  |  |  |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| SPEED_OFF1 | SPEED_CLAMP1 |  |  |  |  |  |  |
| R/W-X | R/W-X |  |  |  |  |  |  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| $\begin{gathered} \text { SPEED_CLAM } \\ \text { P1 } \end{gathered}$ | SPEED_A |  |  |  |  |  |  |
| R/W-X | R/W-X |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SPEED_A | SPEED_B |  |  |  |  |  |  |
| R/W-X | R/W-X |  |  |  |  |  |  |

Table 7-26. SPEED_PROFILES4 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 31 | RESERVED | R/W | Oh | Reserved |
| $30-23$ | SPEED_OFF1 | R/W | X | Turn off speed Configuration Turn off speed (\% of MAX_SPEED) $=$ <br> \{(SPEED_OFF1/255)*100 $\}$ |
| $22-15$ | SPEED_CLAMP1 | R/W | X | Clamp Speed Configuration Clamp Speed $(\%$ of MAX_SPEED) $=$ <br> \{(SPEED_CLAMP1/255)*100 $\}$ |
| $14-7$ | SPEED_A | R/W | X | Speed A configuration SPEED A $(\%$ of MAX_SPEED $)=\left\{\left(S P E E D \_A / ~\right.\right.$ <br> 255)*100 $\}$ |
| $6-0$ | SPEED_B | R/W | X | 7 MSB of SPEED_B configuration |

### 7.7.1.13 SPEED_PROFILES5 Register (Offset = 9Ch) [Reset = X]

SPEED_PROFILES5 is shown in Figure 7-71 and described in Table 7-27.
Return to the Summary Table.
Register to configure speed profile5
Figure 7-71. SPEED_PROFILES5 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | SPEED_B | SPEED_C |  |  |  |  |  |
| R/W-Oh | R/W-X |  | R/W-X |  |  |  |  |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| SPEED_C |  | SPEED_D |  |  |  |  |  |
| R/W-X |  | R/W-X |  |  |  |  |  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SPEED_D |  | SPEED_E |  |  |  |  |  |
| R/W-X |  | R/W-X |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SPEED_E |  | RESERVED |  |  |  |  |  |
| R/W-X |  | R/W-Oh |  |  |  |  |  |

Table 7-27. SPEED_PROFILES5 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 31 | RESERVED | R/W | Oh | Reserved |
| 30 | SPEED_B | R/W | X | 1 LSB of SPEED_B configuration Speed B Configuration SPEED <br> B(\% of MAX_SPEED) $=\{($ SPEED_B/255 **100 $\}$ |
| $29-22$ | SPEED_C | R/W | X | Speed C configuration SPEED C $(\%$ of MAX_SPEED $)=\left\{\left(S P E E D \_A / ~\right.\right.$ <br> $\left.255)^{*} 100\right\}$ |
| $21-14$ | SPEED_D | R/W | X | Speed D configuration SPEED D $(\%$ of MAX_SPEED $)=$ <br> \{(SPEED_D/255)*100 $\}$ |
| $13-6$ | SPEED_E | R/W | X | Speed E Configuration SPEED E $(\%$ of MAX_SPEED $)=\left\{\left(S P E E D \_E / ~\right.\right.$ <br> $\left.255)^{*} 100\right\}$ |
| $5-0$ | RESERVED | R/W | Oh | Reserved |

### 7.7.1.14 SPEED_PROFILES6 Register (Offset $=9 E h$ ) [Reset $=$ X]

SPEED_PROFILES6 is shown in Figure 7-72 and described in Table 7-28.
Return to the Summary Table.
Register to configure speed profile6
Figure 7-72. SPEED_PROFILES6 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | SPEED_OFF2 |  |  |  |  |  |  |
| R/W-Oh | R/W-X |  |  |  |  |  |  |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| SPEED_OFF2 | SPEED_CLAMP2 |  |  |  |  |  |  |
| R/W-X | R/W-X |  |  |  |  |  |  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| $\begin{gathered} \text { SPEED_CLAM } \\ \text { P2 } \end{gathered}$ | RESERVED |  |  |  |  |  |  |
| R/W-X | R/W-X |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  |  |  |  |  |  |  |
| R/W-X |  |  |  |  |  |  |  |

Table 7-28. SPEED_PROFILES6 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 31 | RESERVED | R/W | Oh | Reserved |
| $30-23$ | SPEED_OFF2 | R/W | X | Turn off speed Configuration Turn off speed (\% of MAX_SPEED) $=$ <br> $\{($ SPEED_OFF2/255)*100 $\}$ |
| $22-15$ | SPEED_CLAMP2 | R/W | X | Clamp Speed Configuration Clamp Speed (\% of MAX_SPEED) $=$ <br> \{(SPEED_CLAMP2/255)*100 $\}$ |
| $14-0$ | RESERVED | R/W | X | Reserved |

### 7.7.2 Fault_Configuration Registers

Table 7-29 lists the memory-mapped registers for the Fault_Configuration registers. All register offset addresses not listed in Table 7-29 should be considered as reserved locations and the register contents should not be modified.

Table 7-29. FAULT_CONFIGURATION Registers

| Offset | Acronym | Register Name | Section |
| :---: | :--- | :--- | :---: |
| 90 h | FAULT_CONFIG1 | Fault Configuration1 | FAULT_CONFIG1 Register (Offset = 90h $)$ |
| [Reset = 00000000h] |  |  |  |
| 92 h | FAULT_CONFIG2 | Fault Configuration2 | FAULT_CONFIG2 Register (Offset $=92 \mathrm{~h})$ |
|  |  |  | [Reset $=00000000 \mathrm{~h}]$ |

Complex bit access types are encoded to fit into small table cells. Table 7-30 shows the codes that are used for access types in this section.

Table 7-30. Fault_Configuration Access Type Codes

| Access Type | Code | Description |
| :--- | :--- | :--- |
| Read Type |  |  |
| R | R | Read |
| Write Type |  |  |
| W | W | Write |

Table 7-30. Fault_Configuration Access Type Codes
(continued)

| Access Type | Code | Description |
| :--- | :--- | :--- |
| Reset or Default Value |  |  |
| $-n$ |  | Value after reset or the default <br> value |

### 7.7.2.1 FAULT_CONFIG1 Register (Offset $=\mathbf{9 0 h}$ ) [Reset $=\mathbf{0 0 0 0 0 0 0 0 \mathrm { h } ]}$

FAULT_CONFIG1 is shown in Figure 7-73 and described in Table 7-31.
Return to the Summary Table.
Register to configure fault settings1
Figure 7-73. FAULT_CONFIG1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | ILIMIT |  |  |  | HW_LOCK_ILIMIT |  |  |
| R/W-Oh | R/W-Oh |  |  |  | R/W-Oh |  |  |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| $\begin{gathered} \text { HW_LOCK_ILI } \\ \text { MIT } \end{gathered}$ | LOCK_ILIMIT |  |  |  | LOCK_ILIMIT_MODE |  |  |
| R/W-Oh | R/W-Oh |  |  |  | R/W-Oh |  |  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| LOCK ILIMIT_ MODE | LOCK_ILIMIT_DEG |  |  |  | LCK_RETRY |  |  |
| R/W-Oh | R/W-Oh |  |  |  | R/W-Oh |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 |  | 0 |
| LCK_RETRY |  |  |  |  | IPD_TIMEOUT _FAULT_EN | IPD_FREQ_FA ULT_EN | SATURATION FLAGS_EN |
| R/W-Oh | R/W-Oh |  |  |  | R/W-Oh | R/W-Oh | R/W-Oh |

Table 7-31. FAULT_CONFIG1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 31 | RESERVED | R/W | Oh | Reserved |
| 30-27 | ILIMIT | R/W | Oh | $\begin{aligned} & \text { Reference for Torque PI Loop (A) } \\ & 0 \mathrm{~h}=0.078125 \mathrm{~A} \\ & 1 \mathrm{~h}=0.15625 \mathrm{~A} \\ & 2 \mathrm{~h}=0.3125 \mathrm{~A} \\ & 3 \mathrm{~h}=0.625 \mathrm{~A} \\ & 4 \mathrm{~h}=0.9375 \mathrm{~A} \\ & 5 \mathrm{~h}=1.25 \mathrm{~A} \\ & 6 \mathrm{~h}=1.5625 \mathrm{~A} \\ & 7 \mathrm{~h}=1.875 \mathrm{~A} \\ & 8 \mathrm{~h}=2.1875 \mathrm{~A} \\ & 9 \mathrm{~h}=2.5 \mathrm{~A} \\ & \mathrm{Ah}=2.8125 \mathrm{~A} \\ & \mathrm{Bh}=3.125 \mathrm{~A} \\ & \mathrm{Ch}=3.4375 \mathrm{~A} \\ & \mathrm{Dh}=3.75 \mathrm{~A} \\ & \text { Eh } \\ & \text { Fheserved } \\ & \text { Fheserved } \end{aligned}$ |

Table 7-31. FAULT_CONFIG1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 26-23 | HW_LOCK_ILIMIT | R/W | Oh | Comparator based lock detection current limit (A) $\mathrm{Oh}=0.078125 \mathrm{~A}$ <br> $1 \mathrm{~h}=0.15625 \mathrm{~A}$ $2 \mathrm{~h}=0.3125 \mathrm{~A}$ <br> $3 \mathrm{~h}=0.625 \mathrm{~A}$ $4 \mathrm{~h}=0.9375 \mathrm{~A}$ <br> $5 \mathrm{~h}=1.25 \mathrm{~A}$ <br> $6 \mathrm{~h}=1.5625 \mathrm{~A}$ <br> $7 \mathrm{~h}=1.875 \mathrm{~A}$ <br> $8 \mathrm{~h}=2.1875 \mathrm{~A}$ <br> $9 \mathrm{~h}=2.5 \mathrm{~A}$ <br> $\mathrm{Ah}=2.8125 \mathrm{~A}$ <br> $\mathrm{Bh}=3.125 \mathrm{~A}$ <br> $\mathrm{Ch}=3.4375 \mathrm{~A}$ <br> $\mathrm{Dh}=3.75 \mathrm{~A}$ <br> Eh = Reserved <br> Fh = Reserved |
| 22-19 | LOCK_ILIMIT | R/W | Oh | ADC based lock detection current threshold (A) $\begin{aligned} & 0 \mathrm{~h}=0.078125 \mathrm{~A} \\ & 1 \mathrm{~h}=0.15625 \mathrm{~A} \\ & 2 \mathrm{~h}=0.3125 \mathrm{~A} \\ & 3 \mathrm{~h}=0.625 \mathrm{~A} \\ & 4 \mathrm{~h}=0.9375 \mathrm{~A} \\ & 5 \mathrm{~h}=1.25 \mathrm{~A} \\ & 6 \mathrm{~h}=1.5625 \mathrm{~A} \\ & 7 \mathrm{~h}=1.875 \mathrm{~A} \\ & 8 \mathrm{~h}=2.1875 \mathrm{~A} \\ & 9 \mathrm{~h}=2.5 \mathrm{~A} \\ & \mathrm{Ah}=2.8125 \mathrm{~A} \\ & \mathrm{Bh}=3.125 \mathrm{~A} \\ & \mathrm{Ch}=3.4375 \mathrm{~A} \\ & \mathrm{Dh}=3.75 \mathrm{~A} \\ & \mathrm{Eh}=\text { Reserved } \\ & \mathrm{Fh}=\text { Reserved } \end{aligned}$ |

Table 7-31. FAULT_CONFIG1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 18-15 | LOCK_ILIMIT_MODE | R/W | Oh | Lock current Limit Mode <br> Oh = llimit lock detection causes latched fault; nFAULT active; Gate driver is tristated <br> 1h = llimit lock detection causes latched fault; nFAULT active; Gate driver is in recirculation mode <br> $2 \mathrm{~h}=$ llimit lock detection causes latched fault; nFAULT active; Gate driver is in high side brake mode (All high side FETs are turned ON) 3h = llimit lock detection causes latched fault; nFAULT active; Gate driver is in low side brake mode (All low side FETs are turned ON) $4 \mathrm{~h}=$ Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is tristated; nFault active <br> 5h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in recirculation mode; nFault active <br> 6h = Fault automatically cleared for AUTO_RETRY_TIMES after LCK_RETRY time; Gate driver is in high side brake mode (All high side FETs are turned ON); nFault active <br> 7h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in low side brake mode (All low side FETs are turned ON); nFault active <br> $8 \mathrm{~h}=$ llimit lock detection current limit is in report only but no action is taken; nFault active <br> $9 \mathrm{~h}=$ ILIMIT LOCK is disabled <br> Ah = ILIMIT LOCK is disabled <br> $\mathrm{Bh}=$ ILIMIT LOCK is disabled <br> Ch = ILIMIT LOCK is disabled <br> Dh = ILIMIT LOCK is disabled <br> Eh = ILIMIT LOCK is disabled <br> Fh = ILIMIT LOCK is disabled |
| 14-11 | LOCK_ILIMIT_DEG | R/W | Oh | Lock Detection current limit deglitch time $0 \mathrm{~h}=0.05 \mathrm{~ms}$ <br> $1 \mathrm{~h}=0.1 \mathrm{~ms}$ <br> $2 \mathrm{~h}=0.2 \mathrm{~ms}$ <br> $3 \mathrm{~h}=0.5 \mathrm{~ms}$ <br> $4 \mathrm{~h}=1 \mathrm{~ms}$ <br> $5 \mathrm{~h}=2.5 \mathrm{~ms}$ <br> $6 \mathrm{~h}=5 \mathrm{~ms}$ <br> $7 \mathrm{~h}=7.5 \mathrm{~ms}$ <br> $8 \mathrm{~h}=10 \mathrm{~ms}$ <br> $9 \mathrm{~h}=25 \mathrm{~ms}$ <br> $\mathrm{Ah}=50 \mathrm{~ms}$ <br> $\mathrm{Bh}=75 \mathrm{~ms}$ <br> $\mathrm{Ch}=100 \mathrm{~ms}$ <br> Dh $=200 \mathrm{~ms}$ <br> Eh $=500 \mathrm{~ms}$ <br> $\mathrm{Fh}=1000 \mathrm{~ms}$ |

MCF8315A
Table 7-31. FAULT_CONFIG1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 10-7 | LCK_RETRY | R/W | Oh | Lock detection retry time Oh = Reserved $1 \mathrm{~h}=500 \mathrm{~ms}$ $2 \mathrm{~h}=1 \mathrm{~s}$ $3 \mathrm{~h}=2 \mathrm{~s}$ $4 \mathrm{~h}=3 \mathrm{~s}$ $5 \mathrm{~h}=4 \mathrm{~s}$ $6 \mathrm{~h}=5 \mathrm{~s}$ $7 \mathrm{~h}=6 \mathrm{~s}$ $8 \mathrm{~h}=7 \mathrm{~s}$ $9 \mathrm{~h}=8 \mathrm{~s}$ $A h=9 \mathrm{~s}$ $\mathrm{Bh}=10 \mathrm{~s}$ $\mathrm{Ch}=11 \mathrm{~s}$ $\mathrm{Dh}=12 \mathrm{~s}$ $\mathrm{Eh}=13 \mathrm{~s}$ $F h=14 \mathrm{~s}$ |
| 6-3 | MTR_LCK_MODE | R/W | Oh | Motor Lock Mode <br> Oh = Motor lock detection causes latched fault; nFAULT active; Gate driver is tristated <br> 1h = Motor lock detection causes latched fault; nFAULT active; Gate driver is in recirculation mode <br> 2h = Motor lock detection causes latched fault; nFAULT active; Gate driver is in high side brake mode (All high side FETs are turned ON) 3h = Motor lock detection causes latched fault; nFAULT active; Gate driver is in low side brake mode (All low side FETs are turned ON) 4h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is tristated; nFault active <br> 5h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in recirculation mode; nFault active <br> 6h = Fault automatically cleared for AUTO_RETRY_TIMES after LCK_RETRY time; Gate driver is in high side brake mode (All high side FETs are turned ON); nFault active <br> 7h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in low side brake mode (All low side FETs are turned ON); nFault active $8 \mathrm{~h}=$ Motor lock detection current limit is in report only but no action is taken; nFault active <br> $9 \mathrm{~h}=$ Motor lock detection is disabled <br> Ah = Motor lock detection is disabled <br> $\mathrm{Bh}=$ Motor lock detection is disabled <br> Ch = Motor lock detection is disabled <br> Dh = Motor lock detection is disabled <br> Eh = Motor lock detection is disabled <br> Fh = Motor lock detection is disabled |
| 2 | $\begin{aligned} & \text { IPD_TIMEOUT_FAULT_E } \\ & \mathrm{N} \end{aligned}$ | R/W | Oh | IPD timeout fault Enable Oh = Disable <br> 1h = Enable |
| 1 | IPD_FREQ_FAULT_EN | R/W | Oh | IPD frequency fault Enable Oh = Disable <br> 1h = Enable |
| 0 | SATURATION_FLAGS_E N | R/W | Oh | Enables indication of current loop and speed loop saturation Oh = Disable <br> 1h = Enable |

### 7.7.2.2 FAULT_CONFIG2 Register (Offset $=\mathbf{9 2 h}$ ) [Reset $\boldsymbol{=} \mathbf{0 0 0 0 0 0 0 0 \mathrm { h } ]}$

FAULT_CONFIG2 is shown in Figure 7-74 and described in Table 7-32.
Return to the Summary Table.
Register to configure fault settings2
Figure 7-74. FAULT_CONFIG2 Register


Table 7-32. FAULT_CONFIG2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 31 | RESERVED | R/W | Oh | Reserved |
| 30 | LOCK1_EN | R/W | Oh | Lock 1 (Abnormal Speed) Enable Oh = Disable <br> 1h = Enable |
| 29 | LOCK2_EN | R/W | Oh | Lock 2 (Abnormal BEMF) Enable Oh = Disable <br> 1h = Enable |
| 28 | LOCK3_EN | R/W | Oh | Lock 3 (No Motor) Enable Oh = Disable <br> 1h = Enable |
| 27-25 | LOCK_ABN_SPEED | R/W | Oh | $\begin{aligned} & \text { Abnormal speed lock threshold }(\% \text { of MAX_SPEED }) \\ & 0 h=130 \% \\ & 1 h=140 \% \\ & 2 h=150 \% \\ & 3 h=160 \% \\ & 4 h=170 \% \\ & 5 h=180 \% \\ & 6 h=190 \% \\ & 7 h=200 \% \end{aligned}$ |
| 24-22 | ABNORMAL_BEMF_THR | R/W | Oh | Abnormal BEMF lock threshold (\% of expected BEMF) <br> $0 \mathrm{~h}=40 \%$ <br> $1 \mathrm{~h}=45 \%$ <br> $2 \mathrm{~h}=50 \%$ <br> $3 \mathrm{~h}=55 \%$ <br> $4 h=60 \%$ <br> $5 h=65 \%$ <br> $6 h=67.5 \%$ <br> $7 \mathrm{~h}=70 \%$ |

Table 7-32. FAULT_CONFIG2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 21-19 | NO_MTR_THR | R/W | Oh | $\begin{aligned} & \text { No motor lock threshold (A) } \\ & 0 \mathrm{~h}=0.03125 \mathrm{~A} \\ & 1 \mathrm{~h}=0.0468 \mathrm{~A} \\ & 2 \mathrm{~h}=0.0625 \mathrm{~A} \\ & 3 \mathrm{~h}=0.078 \mathrm{~A} \\ & 4 \mathrm{~h}=0.156 \mathrm{~A} \\ & 5 \mathrm{~h}=0.312 \mathrm{~A} \\ & 6 \mathrm{~h}=0.468 \mathrm{~A} \\ & 7 \mathrm{~h}=0.625 \mathrm{~A} \end{aligned}$ |
| 18-15 | HW_LOCK_ILIMIT_MODE | R/W | Oh | Hardware Lock Detection current mode <br> Oh = Hardware llimit lock detection causes latched fault; nFAULT active; Gate driver is tristated <br> 1h = Hardware llimit lock detection causes latched fault; nFAULT <br> active; Gate driver is in recirculation mode <br> $2 \mathrm{~h}=$ Hardware llimit lock detection causes latched fault; nFAULT active; Gate driver is in high side brake mode (All high side FETs are turned ON) <br> $3 h=$ Hardware llimit lock detection causes latched fault; nFAULT active; Gate driver is in low side brake mode (All low side FETs are turned ON) <br> $4 \mathrm{~h}=$ Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is tristated $5 \mathrm{~h}=$ Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in recirculation mode <br> 6h = Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in high side brake mode (All high side FETs are turned ON) <br> $7 \mathrm{~h}=$ Fault automatically cleared after LCK_RETRY time. Number of retries limited to AUTO_RETRY_TIMES. If number of retries exceed AUTO_RETRY_TIMES, fault is latched; Gate driver is in low side brake mode (All low side FETs are turned ON) <br> $8 \mathrm{~h}=$ Hardware ILIMIT lock detection is in report only but no action is taken <br> $9 \mathrm{~h}=$ Hardware ILIMIT lock detection is disabled <br> Ah = Hardware ILIMIT lock detection is disabled <br> $\mathrm{Bh}=$ Hardware ILIMIT lock detection is disabled <br> Ch = Hardware ILIMIT lock detection is disabled <br> Dh = Hardware ILIMIT lock detection is disabled <br> Eh = Hardware ILIMIT lock detection is disabled <br> Fh = Hardware ILIMIT lock detection is disabled |
| 14-12 | HW_LOCK_ILIMIT_DEG | R/W | Oh | Hardware Lock Detection current limit deglitch time (Bit Number 11 is reserved <br> Oh = No Deglitch <br> $1 \mathrm{~h}=1$ us <br> $2 \mathrm{~h}=2$ us <br> $3 \mathrm{~h}=3$ us <br> $4 \mathrm{~h}=4$ us <br> $5 \mathrm{~h}=5$ us <br> $6 \mathrm{~h}=6$ us <br> $7 \mathrm{~h}=7$ us |
| 11 | RESERVED | R/W | Oh | Reserved |
| 10-8 | MIN_VM_MOTOR | R/W | Oh | $\begin{aligned} & \text { Minimum voltage for running motor }(\mathrm{V}) \\ & \text { Oh }=\text { No Limit } \\ & 1 \mathrm{~h}=4.5 \mathrm{~V} \\ & 2 \mathrm{~h}=5 \mathrm{~V} \\ & 3 \mathrm{~h}=5.5 \mathrm{~V} \\ & 4 \mathrm{~h}=6 \mathrm{~V} \\ & 5 \mathrm{~h}=7.5 \mathrm{~V} \\ & 6 \mathrm{~h}=10 \mathrm{~V} \\ & 7 \mathrm{~h}=12.5 \mathrm{~V} \end{aligned}$ |

www.ti.com
SLLSFP6A - DECEMBER 2022 - REVISED APRIL 2023
Table 7-32. FAULT_CONFIG2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | MIN_VM_MODE | R/W | Oh | Undervoltage Fault Recovery Mode <br> Oh = Latch on Undervoltage <br> $1 \mathrm{~h}=$ Automatic clear if voltage in bounds |
| 6-4 | MAX_VM_MOTOR | R/W | Oh | Maximum voltage for running motor $\begin{aligned} & \mathrm{Oh}=\mathrm{No} \text { Limit } \\ & 1 \mathrm{~h}=20 \mathrm{~V} \\ & 2 \mathrm{~h}=22.5 \mathrm{~V} \\ & 3 \mathrm{~h}=25 \mathrm{~V} \\ & 4 \mathrm{~h}=27.5 \mathrm{~V} \\ & 5 \mathrm{~h}=30 \mathrm{~V} \\ & 6 \mathrm{~h}=32.5 \mathrm{~V} \\ & 7 \mathrm{~h}=35 \mathrm{~V} \end{aligned}$ |
| 3 | MAX_VM_MODE | R/W | Oh | Overvoltage Fault Recovery Mode <br> Oh = Latch on Overvoltage <br> $1 \mathrm{~h}=$ Automatic clear if voltage in bounds |
| 2-0 | AUTO_RETRY_TIMES | R/W | Oh | Automatic retry attempts Oh = No Limit $1 \mathrm{~h}=2$ $2 h=3$ $3 h=5$ $4 h=7$ $5 h=10$ $6 h=15$ $7 \mathrm{~h}=20$ |

### 7.7.3 Hardware_Configuration Registers

Table 7-33 lists the memory-mapped registers for the Hardware_Configuration registers. All register offset addresses not listed in Table 7-33 should be considered as reserved locations and the register contents should not be modified.

Table 7-33. HARDWARE_CONFIGURATION Registers

| Offset | Acronym | Register Name | Section |
| :---: | :---: | :---: | :---: |
| A4h | PIN_CONFIG | Hardware Pin Configuration | PIN_CONFIG Register (Offset = A4h) [Reset = X] |
| A6h | DEVICE_CONFIG1 | Device configuration1 | DEVICE_CONFIG1 Register (Offset = A6h) [Reset $=\mathrm{X}]$ |
| A8h | DEVICE_CONFIG2 | Device configuration2 | $\begin{aligned} & \text { DEVICE_CONFIG2 Register (Offset }=\text { A8h }) \\ & {[\text { Reset }=00000000 \mathrm{~h}]} \end{aligned}$ |
| AAh | PERI_CONFIG1 | Peripheral Configuration1 | $\begin{aligned} & \text { PERI_CONFIG1 Register (Offset = AAh) } \\ & \text { [Reset = 40000000h] } \end{aligned}$ |
| ACh | GD_CONFIG1 | Gate Driver Configuration1 | GD_CONFIG1 Register (Offset = ACh) <br> [Reset = 10228100h] |
| AEh | GD_CONFIG2 | Gate Driver Configuration2 | $\begin{aligned} & \text { GD_CONFIG2 Register (Offset = AEh) } \\ & \text { [Reset }=01200000 \mathrm{~h}] \end{aligned}$ |

Complex bit access types are encoded to fit into small table cells. Table 7-34 shows the codes that are used for access types in this section.

Table 7-34. Hardware_Configuration Access Type
Codes

| Access Type | Code | Description |
| :--- | :--- | :--- |
| Read Type |  |  |
| R | R | Read |
| Write Type |  |  |
| W | W | Write |

Table 7-34. Hardware_Configuration Access Type Codes (continued)

| Access Type | Code | Description |
| :--- | :--- | :--- |
| W1C | W <br> 1C | Write <br> 1 to clear |
| Reset or Default Value |  |  |
| $-n$ |  | Value after reset or the default <br> value |

### 7.7.3.1 PIN_CONFIG Register (Offset = A4h) [Reset = X]

PIN_CONFIG is shown in Figure 7-75 and described in Table 7-35.
Return to the Summary Table.
Register to configure hardware pins
Figure 7-75. PIN_CONFIG Register


Table 7-35. PIN_CONFIG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 31 | RESERVED | R/W | Oh | Reserved |
| $30-28$ | RESERVED | R/W | Oh | Reserved |
| 27 | VDC_FILT_DIS | R/W | Oh | Vdc filter disable <br> Oh = Enable <br> 1h = Disable |
| $26-13$ | RESERVED | R/W | X | Reserved |
| $12-11$ | RESERVED | R/W | Oh | Reserved |
| $10-9$ | FG_IDLE_CONFIG | R/W | Oh | FG Configuration During Stop <br> Oh = FG continues and end state not defined, provided FG_CONFIG <br> (defining FG during coasting $)$ <br> 1h = FG is pulled High <br> 2h FG is pulled Low <br> 3h = FG is pulled High |
| $8-7$ | FG_FAULT_CONFIG | R/W | Oh | FG Configuration During Fault <br> Oh = Use last FG state when motor was driven <br> 1h = FG is pulled High <br> 2h = FG is pulled Low <br> 3h = FG active till BEMF drops below BEMF threshold defined by <br> FG_BEMF_THR if FG_CONFIG set to 1b |
| 6 | ALARM_PIN_EN | R/W | Oh | Alarm Pin Enable <br> Oh = Disable <br> 1h = Enable |
| 5 | BRAKE_PIN_MODE | R/W | Oh | Brake Pin Mode <br> Oh = Low side Brake <br> 1h = Align Brake |
| 4 | ALIGN_BRAKE_ANGLE_ <br> SEL | R/W | Oh | Align Brake Angle Select <br> oh = Use last commutation angle before entering align braking <br> h $=$ Use ALIGN_ANGLE configuration for align braking |

Table 7-35. PIN_CONFIG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $3-2$ | BRAKE_INPUT | R/W | Oh | Brake pin override <br> Oh = Hardware Pin BRAKE <br> $1 \mathrm{~h}=$ Override pin and brake / align according to BRAKE_PIN_MODE <br> $2 \mathrm{~h}=$ Override pin and do not brake / align <br> $3 \mathrm{~h}=$ Hardware Pin BRAKE |
| $1-0$ | SPEED_MODE | R/W | 0 h | Configure Speed Ctrl mode from Speed pin <br> Oh $=$ Analog mode <br> $1 \mathrm{~h}=$ PWM mode <br> $2 \mathrm{~h}=0 \times 2$ |
|  |  |  |  | 3h $=$ Frequency mode |

### 7.7.3.2 DEVICE_CONFIG1 Register (Offset = A6h) [Reset = X]

DEVICE_CONFIG1 is shown in Figure 7-76 and described in Table 7-36.
Return to the Summary Table.
Register to configure device
Figure 7-76. DEVICE_CONFIG1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | RESERVED | PIN_38_CONFIG |  | $\left\lvert\, \begin{gathered} \text { PIN_36_37_CO } \\ \text { NFIG } \end{gathered}\right.$ | I2C_SLAVE_ADDR |  |  |
| R/W-Oh | R/W-Oh | R/W-Oh |  | R/W-Oh | R/W-X |  |  |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| I2C_SLAVE_ADDR |  |  |  | RESERVED |  |  |  |
| R/W-X |  |  |  | R/W-X |  |  |  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED |  |  |  |  |  |  |  |
| R/W-X |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  |  |  | RESERVED |  | BUS_VOLT |  |
| R/W-X |  |  |  | R/W-Oh |  | R/W-Oh |  |

Table 7-36. DEVICE_CONFIG1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 31 | RESERVED | R/W | Oh | Reserved |
| 30 | RESERVED | R/W | Oh | Reserved |
| $29-28$ | PIN_38_CONFIG | R/W | Oh | Pin 38 configuration <br> Oh = DACOUT2 <br> $1 \mathrm{~h}=$ SOA <br> $2 \mathrm{~h}=$ SOB <br> $3 \mathrm{~h}=$ SOC |
| 27 | PIN_36_37_CONFIG | R/W | Oh | Pin 36 and Pin 37 configuration <br> Oh $=$ Reserved <br> $1 \mathrm{~h}=$ Pin 36 as DACoUT1 and Pin 37 as DACOUT2 |
| $26-20$ | I2C_SLAVE_ADDR | R/W | X | I2C slave address |
| $19-5$ | RESERVED | R/W | X | Reserved |
| $4-2$ | RESERVED | R/W | Oh | Reserved |
| $1-0$ | BUS_VOLT | R/W | Oh | Maximum Bus Voltage Configuration <br> Oh $=15 \mathrm{~V}$ <br> $1 \mathrm{~h}=30 \mathrm{~V}$ <br> $2 \mathrm{~h}=60 \mathrm{~V}$ <br> $3 \mathrm{~h}=$ Not defined |

### 7.7.3.3 DEVICE_CONFIG2 Register (Offset = A8h) [Reset $=\mathbf{0 0 0 0 0 0 0 0} \mathbf{h}]$

DEVICE_CONFIG2 is shown in Figure 7-77 and described in Table 7-37.
Return to the Summary Table.
Register to configure device
Figure 7-77. DEVICE_CONFIG2 Register


Table 7-37. DEVICE_CONFIG2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 31 | RESERVED | R/W | Oh | Reserved |
| 30-16 | INPUT_MAXIMUM_FREQ | R/W | Oh | Input frequency on speed pin for speed control mode as "controlled by frequency speed pin input" that corresponds to $100 \%$ duty cycle. Input duty cycle = Input frequency / INPUT_MAXIMUM_FREQ |
| 15-14 | SLEEP_ENTRY_TIME | R/W | Oh | Device enters sleep mode when speed input is held continuously below the speed threshold for SLEEP_ENTRY_TIME Oh = Sleep Entry when SPEED pin remains low for $50 \mu \mathrm{~s}$ $1 \mathrm{~h}=$ Sleep Entry when SPEED pin remains low for $200 \mu \mathrm{~s}$ <br> $2 \mathrm{~h}=$ Sleep Entry when SPEED pin remains low for 20 ms <br> $3 \mathrm{~h}=$ Sleep Entry when SPEED pin remains low for 200 ms |
| 13 | DYNAMIC_CSA_GAIN_E N | R/W | Oh | Adjust CSA gain at 1 ms rate for optimal current resolution at all current levels <br> Oh = Disable <br> 1h = Enable |
| 12 | DYNAMIC_VOLTAGE_GA IN_EN | R/W | Oh | Adjust voltage gain at 1 ms rate for optimal voltage resolution at all voltage levels <br> Oh = Dynamic Voltage Gain is Disabled <br> 1h = Dynamic Voltage Gain is Enabled |
| 11 | DEV_MODE | R/W | Oh | Device mode select Oh = Standby Mode 1h = Sleep Mode |
| 10-9 | CLK_SEL | R/W | Oh | Clock Source <br> Oh = Internal Oscillator <br> 1h = Crude Oscillator -- WDT <br> 2h = Reserved <br> 3h = External Clock input |
| 8 | EXT_CLK_EN | R/W | Oh | Enable External Clock mode Oh = Disable <br> 1h = Enable |

Table 7-37. DEVICE_CONFIG2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-5 | EXT_CLK_CONFIG | R/W | Oh | External Clock Configuration Oh $=8 \mathrm{kHz}$ <br> $1 \mathrm{~h}=16 \mathrm{kHz}$ <br> $2 \mathrm{~h}=32 \mathrm{kHz}$ <br> $3 \mathrm{~h}=64 \mathrm{kHz}$ <br> $4 \mathrm{~h}=128 \mathrm{kHz}$ <br> $5 \mathrm{~h}=256 \mathrm{kHz}$ <br> $6 \mathrm{~h}=512 \mathrm{kHz}$ <br> $7 \mathrm{~h}=1024 \mathrm{kHz}$ |
| 4 | EXT_WDT_EN | R/W | Oh | Enable external Watch Dog Oh = Disable <br> 1h = Enable |
| 3-2 | EXT_WDT_CONFIG | R/W | Oh | Time between watchdog tickles $0 \mathrm{~h}=100 \mathrm{~ms}$ (GPIO), 1s (I2C) <br> $1 \mathrm{~h}=200 \mathrm{~ms}$ (GPIO), 2s (I2C) <br> $2 \mathrm{~h}=500 \mathrm{~ms}$ (GPIO), 5 s (I2C) <br> $3 \mathrm{~h}=1000 \mathrm{~ms}$ (GPIO), 10 s (I2C) |
| 1 | EXT_WDT_INPUT_MODE | R/W | Oh | External Watchdog input mode Oh = Watchdog tickle over I2C <br> 1 $\mathrm{h}=$ Watchdog tickle over GPIO |
| 0 | EXT_WDT_FAULT_MOD | R/W | Oh | External Watchdog fault mode Oh = Report Only <br> 1h = Latch with Hi-z |

### 7.7.3.4 PERI_CONFIG1 Register (Offset $\boldsymbol{=}$ AAh) [Reset $=\mathbf{4 0 0 0 0 0 0 0}$ ]

PERI_CONFIG1 is shown in Figure 7-78 and described in Table 7-38.
Return to the Summary Table.
Register to peripheral1
Figure 7-78. PERI_CONFIG1 Register


Table 7-38. PERI_CONFIG1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 31 | RESERVED | R/W | Oh | Reserved |
| 30 | SPREAD_SPECTRUM_M ODULATION_DIS | R/W | 1h | Spread Spectrum Modulation Disable Oh = SSM is Enabled <br> $1 \mathrm{~h}=\mathrm{SSM}$ is Disabled |
| 29-26 | RESERVED | R/W | Oh | Reserved |
| 25-22 | BUS_CURRENT_LIMIT | R/W | Oh | $\begin{aligned} & \text { Bus Current Limit }(\mathrm{A}) \\ & 0 \mathrm{~h}=0.078125 \mathrm{~A} \\ & 1 \mathrm{~h}=0.15625 \mathrm{~A} \\ & 2 \mathrm{~h}=0.3125 \mathrm{~A} \\ & 3 \mathrm{~h}=0.625 \mathrm{~A} \\ & 4 \mathrm{~h}=0.9375 \mathrm{~A} \\ & 5 \mathrm{~h}=1.25 \mathrm{~A} \\ & 6 \mathrm{~h}=1.5625 \mathrm{~A} \\ & 7 \mathrm{~h}=1.875 \mathrm{~A} \\ & 8 \mathrm{~h}=2.1875 \mathrm{~A} \\ & 9 \mathrm{~h}=2.5 \mathrm{~A} \\ & \mathrm{Ah}=2.8125 \mathrm{~A} \\ & \mathrm{Bh}=3.125 \mathrm{~A} \\ & \mathrm{Ch}=3.4375 \mathrm{~A} \\ & \mathrm{Dh}=3.75 \mathrm{~A} \\ & \mathrm{Eh}=\text { Reserved } \\ & \text { Fh }=\text { Reserved } \end{aligned}$ |
| 21 | BUS_CURRENT_LIMIT_E NABLE | R/W | Oh | Bus Current Limit Enable Oh = Disable <br> 1h = Enable |

Table 7-38. PERI_CONFIG1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 20-19 | DIR_INPUT | R/W | Oh | DIR pin override <br> Oh = Hardware Pin DIR <br> 1h = Override DIR pin with clockwise rotation OUTA-OUTB-OUTC <br> $2 \mathrm{~h}=$ Override DIR pin with counter clockwise rotation OUTA-OUTC- <br> OUTB <br> 3h = Hardware Pin DIR |
| 18 | DIR_CHANGE_MODE | R/W | Oh | Response to change of DIR pin status <br> Oh = Follow motor stop options and ISD routine on detecting DIR change <br> 1h = Change the direction through Reverse Drive while continuously driving the motor |
| 17 | SELF_TEST_ENABLE | R/W | Oh | Enables self test on power up $\mathrm{Oh}=\mathrm{STL}$ is disabled <br> $1 \mathrm{~h}=$ STL is enabled |
| 16-13 | ACTIVE_BRAKE_SPEED _DELTA_LIMIT_ENTRY | R/W | Oh | Difference between final speed and present speed below which active braking will be applied <br> Oh = reserved <br> 1h = 5\% <br> $2 h=10 \%$ <br> $3 h=15 \%$ <br> $4 h=20 \%$ <br> $5 h=25 \%$ <br> $6 h=30 \%$ <br> $7 \mathrm{~h}=35 \%$ <br> $8 \mathrm{~h}=40 \%$ <br> $9 \mathrm{~h}=45 \%$ <br> Ah $=50 \%$ <br> Bh $=60 \%$ <br> Ch $=70 \%$ <br> Dh $=80 \%$ <br> Eh $=90 \%$ <br> Fh = 100\% |
| 12-10 | ACTIVE_BRAKE_MOD_I NDEX_LIMIT | R/W | Oh | Modulation Index limit beyond which active braking will be applied $\begin{aligned} & 0 h=0 \% \\ & 1 h=40 \% \\ & 2 h=50 \% \\ & 3 h=60 \% \\ & 4 h=70 \% \\ & 5 h=80 \% \\ & 6 h=90 \% \\ & 7 h=100 \% \end{aligned}$ |
| 9 | SPEED_RANGE_SEL | R/W | Oh | Speed range selection for digital speed (PWM Duty or Frequency to speed mode) $\begin{aligned} & 0 \mathrm{~h}=325 \mathrm{~Hz} \text { to } 100 \mathrm{kHz} \\ & 1 \mathrm{~h}=10 \mathrm{~Hz} \text { to } 325 \mathrm{~Hz} \end{aligned}$ |
| 8 | RESERVED | R/W | Oh | Reserved |
| 7-0 | RESERVED | R/W | Oh | Reserved |

### 7.7.3.5 GD_CONFIG1 Register (Offset $=$ ACh) [Reset $\boldsymbol{= 1 0 2 2 8 1 0 0 h ] ~}$

GD_CONFIG1 is shown in Figure 7-79 and described in Table 7-39.
Return to the Summary Table.
Register to configure gated driver settings1
Figure 7-79. GD_CONFIG1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARITY | RESERVED |  | RESERVED | SLEW_RATE |  | RESERVED |  |
| R/W-Oh | R/W-Oh |  | R/W-1h | R/W-Oh |  | R/W-Oh |  |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| CLR_FLT | RESERVED | RESERVED | RESERVED | OVP_SEL | OVP_EN | RESERVED | OTW_REP |
| R/W-Oh | R/W-Oh R/W-1h |  | R/W-Oh | R/W-Oh | R/W-Oh | R/W-1h | R/W-Oh |
| 15 | 14 13 |  | 12 | 11 | 10 | 98 |  |
| RESERVED | RESERVED | OCP_DEG |  | TRETRY | OCP_LVL | OCP_MODE |  |
| R/W-1h | R/W-Oh | R/W-Oh |  | R/W-Oh | R/W-Oh | R/W-1h |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | CSA_GAIN |  |
| R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh |  |

Table 7-39. GD_CONFIG1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 31 | PARITY | R/W | Oh | Parity bit |
| 30-29 | RESERVED | R/W | Oh | Reserved |
| 28 | RESERVED | R/W | 1h | Reserved |
| 27-26 | SLEW_RATE | R/W | Oh | Slew Rate Settings <br> Oh = Slew rate is $25 \mathrm{~V} / \mu \mathrm{s}$ <br> $1 \mathrm{~h}=$ Slew rate is $50 \mathrm{~V} / \mu \mathrm{s}$ <br> $2 \mathrm{~h}=$ Slew rate is $125 \mathrm{~V} / \mathrm{\mu s}$ <br> $3 \mathrm{~h}=$ Slew rate is $200 \mathrm{~V} / \mathrm{\mu s}$ |
| 25-24 | RESERVED | R/W | Oh | Reserved |
| 23 | CLR_FLT | R/W | Oh | Clear Fault <br> Oh = No clear faualt command is issued <br> $1 \mathrm{~h}=$ To clear the latched fault bits. This bit automatically resets after being written. |
| 22 | RESERVED | R/W | Oh | Reserved |
| 21 | RESERVED | R/W | 1h | Reserved |
| 20 | RESERVED | R/W | Oh | Reserved |
| 19 | OVP_SEL | R/W | Oh | Overvoltage Level Setting <br> $0 \mathrm{~h}=\mathrm{VM}$ overvoltage level is $32-\mathrm{V}$ <br> $1 \mathrm{~h}=\mathrm{VM}$ overvoltage level is $20-\mathrm{V}$ |
| 18 | OVP_EN | R/W | Oh | Overvoltage Enable Bit <br> Oh = Overvoltage protection is disabled <br> $1 \mathrm{~h}=$ Overvoltage protection is enabled |
| 17 | RESERVED | R/W | 1h | Reserved |
| 16 | OTW_REP | R/W | Oh | Overtemperature Warning Reporting Bit <br> Oh = Over temperature reporting on nFAULT is disabled <br> $1 \mathrm{~h}=$ Over temperature reporting on nFAULT is enabled |
| 15 | RESERVED | R/W | 1h | Reserved |
| 14 | RESERVED | R/W | Oh | Reserved |

Table 7-39. GD_CONFIG1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 13-12 | OCP_DEG | R/W | Oh | OCP Deglitch Time Settings <br> Oh = OCP deglitch time is $0.2 \mu \mathrm{~s}$ <br> $1 \mathrm{~h}=$ OCP deglitch time is $0.6 \mu \mathrm{~s}$ <br> $2 \mathrm{~h}=$ OCP deglitch time is $1.2 \mu \mathrm{~s}$ <br> $3 \mathrm{~h}=\mathrm{OCP}$ deglitch time is $1.6 \mu \mathrm{~s}$ |
| 11 | TRETRY | R/W | Oh | OCP Retry Time Settings $0 \mathrm{~h}=\mathrm{OCP}$ retry time is 5 ms $1 \mathrm{~h}=\mathrm{OCP}$ retry time is 500 ms |
| 10 | OCP_LVL | R/W | Oh | Overcurrent Level Setting Oh = OCP level is 9 A (Typical) $1 \mathrm{~h}=$ OCP level is 13 A (Typical) |
| 9-8 | OCP_MODE | R/W | 1h | OCP Fault Options <br> Oh = Overcurrent causes a latched fault <br> $1 \mathrm{~h}=$ Overcurrent causes an automatic retrying fault <br> $2 \mathrm{~h}=$ Overcurrent is report only but no action is taken <br> $3 \mathrm{~h}=$ Overcurrent is not reported and no action is taken |
| 7 | RESERVED | R/W | Oh | Reserved |
| 6 | RESERVED | R/W | Oh | Reserved |
| 5 | RESERVED | R/W | Oh | Reserved |
| 4 | RESERVED | R/W | Oh | Reserved |
| 3 | RESERVED | R/W | Oh | Reserved |
| 2 | RESERVED | R/W | Oh | Reserved |
| 1-0 | CSA_GAIN | R/W | Oh | Current Sense Amplifier's Gain Settings (Used only if DYNAMIC_CSA_GAIN_EN = 0) <br> Oh = CSA gain is $0.24 \mathrm{~V} / \mathrm{A}$ <br> $1 \mathrm{~h}=$ CSA gain is 0.48 V/A <br> $2 \mathrm{~h}=$ CSA gain is 0.96 V/A <br> $3 \mathrm{~h}=\mathrm{CSA}$ gain is 1.92 V/A |

### 7.7.3.6 GD_CONFIG2 Register (Offset $\boldsymbol{=}$ AEh) [Reset $\boldsymbol{=} \mathbf{0 1 2 0 0 0 0 0 h}]$

GD_CONFIG2 is shown in Figure 7-80 and described in Table 7-40.
Return to the Summary Table.
Register to configure gated driver settings2
Figure 7-80. GD_CONFIG2 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARITY | $\begin{gathered} \text { DELAY_COMP } \\ \text { _EN } \end{gathered}$ | TARGET_DELAY |  |  |  | RESERVED | BUCK_PS_DIS |
| R/W-Oh | R/W-Oh | R/W-Oh |  |  |  | R/W-Oh | R/W1C-1h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| BUCK_CL | BUCK_SEL |  | RESERVED | RESERVED |  |  |  |
| R/W-Oh | R/W-1h |  | R/W-Oh | R/W-Oh |  |  |  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Table 7-40. GD_CONFIG2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 31 | PARITY | R/W | Oh | Parity bit |
| 30 | DELAY_COMP_EN | R/W | Oh | Driver Delay Compensation enable <br> Oh = Disable <br> 1h = Enable |
| 29-26 | TARGET_DELAY | R/W | Oh | $\begin{aligned} & \text { Oh }=\text { Automatic based on slew rate } \\ & 1 \mathrm{~h}=0.4 \text { us } \\ & 2 \mathrm{~h}=0.6 \text { us } \\ & 3 \mathrm{~h}=0.8 \text { us } \\ & 4 \mathrm{~h}=1 \text { us } \\ & 5 \mathrm{~h}=1.2 \text { us } \\ & 6 \mathrm{~h}=1.4 \text { us } \\ & 7 \mathrm{~h}=1.6 \text { us } \\ & 8 \mathrm{~h}=1.8 \text { us } \\ & 9 \mathrm{~h}=2 \text { us } \\ & \mathrm{Ah}=2.2 \text { us } \\ & \mathrm{Bh}=2.4 \text { us } \\ & \mathrm{Ch}=2.6 \text { us } \\ & \mathrm{Dh}=2.8 \text { us } \\ & \mathrm{Eh}=3 \text { us } \\ & \mathrm{Fh}=3.2 \text { us } \end{aligned}$ |
| 25 | RESERVED | R/W | Oh | Reserved |
| 24 | BUCK_PS_DIS | R/W1C | 1h | Buck Power Sequencing Disable Bit Oh = Buck power sequencing is enabled <br> $1 \mathrm{~h}=$ Buck power sequencing is disabled |
| 23 | BUCK_CL | R/W | Oh | Buck Current Limit Setting <br> Oh = Buck regulator current limit is set to 600 mA <br> $1 \mathrm{~h}=$ Buck regulator current limit is set to 150 mA |
| 22-21 | BUCK_SEL | R/W | 1h | Buck Voltage Selection $\mathrm{Oh}=$ Buck voltage is 3.3 V <br> $1 \mathrm{~h}=$ Buck voltage is 5.0 V <br> $2 \mathrm{~h}=$ Buck voltage is 4.0 V <br> $3 \mathrm{~h}=$ Buck voltage is 5.7 V |
| 20 | RESERVED | R/W | Oh | Reserved |

Table 7-40. GD_CONFIG2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $19-0$ | RESERVED | R/W | Oh | Reserved |

### 7.7.4 Internal_Algorithm_Configuration Registers

Table 7-41 lists the memory-mapped registers for the Internal_Algorithm_Configuration registers. All register offset addresses not listed in Table 7-41 should be considered as reserved locations and the register contents should not be modified.

Table 7-41. INTERNAL_ALGORITHM_CONFIGURATION Registers

| Offset | Acronym | Register Name | Section |
| :---: | :--- | :--- | :---: |
| A0h | INT_ALGO_1 | Internal Algorithm Configuration1 | INT_ALGO_1 Register (Offset = A0h) [Reset |
| $=00000000 \mathrm{~h}]$ |  |  |  |

Complex bit access types are encoded to fit into small table cells. Table 7-42 shows the codes that are used for access types in this section.

Table 7-42. Internal_Algorithm_Configuration
Access Type Codes

| Access Type | Code | Description |
| :--- | :--- | :--- |
| Read Type |  |  |
| R | R | Read |
| Write Type |  |  |
| W | W | Write |
| Reset or Default Value |  |  |
| $-n$ |  | Value after reset or the default <br> value |

### 7.7.4.1 INT_ALGO_1 Register (Offset =AOh) [Reset $=\mathbf{0 0 0 0 0 0 0 0} \mathbf{h}]$

INT_ALGO_1 is shown in Figure 7-81 and described in Table 7-43.
Return to the Summary Table.
Register to configure internal algorithm parameters1
Figure 7-81. INT_ALGO_1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | ```ACTIVE_BRAKE_SPEED__DEL TA_LIMIT_EXIT``` |  | SPEED_PIN_GLITCH_FILTER |  | FAST_ISD_EN | ISD_STOP_TIME |  |
| R/W-Oh | R/W-Oh |  | R/W-Oh |  | R/W-Oh R/W-Oh |  |  |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| ISD_RUN_TIME |  | ISD_TIMEOUT |  | AUTO_HANDOFF_MIN_BEMF |  |  | BRAKE CURR ENT_PERSIST |
| R/W-Oh |  | R/W-Oh |  | R/W-Oh |  |  | R/W-Oh |
| 15 | 1413 |  | 1211 |  | 10 | 9 | 8 |
| BRAKE_CURR ENT_PERSIST | MPET_IPD_CURRENT_LIMIT |  | MPET_IPD_FREQ |  | MPET_OPEN_LOOP_CURRENT_REF |  |  |
| R/W-Oh | R/W-Oh |  | R/W-Oh |  | R/W-Oh |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MPET_OPEN_L | $\begin{aligned} & \text { OOP_SPEED_R } \\ & \text { FF } \end{aligned}$ | MPET_OPEN_LOOP_SLEW_RATE |  |  | REV_DRV_OPEN_LOOP_DEC |  |  |
| R/W-Oh |  | R/W-Oh |  |  | R/W-Oh |  |  |

Table 7-43. INT_ALGO_1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 31 | RESERVED | R/W | Oh | Reserved |
| 30-29 | ACTIVE_BRAKE_SPEED __DELTA__LIMIT_EXIT | R/W | Oh | Difference between final speed and present speed below which active braking will be stopped $\begin{aligned} & 0 h=2.5 \% \\ & 1 \text { h }=5 \% \\ & 2 h=7.5 \% \\ & 3 h=10 \% \end{aligned}$ |
| 28-27 | $\begin{aligned} & \text { SPEED_PIN_GLITCH_FIL } \\ & \text { TER } \end{aligned}$ | R/W | Oh | Glitch filter applied on speed pin input Oh = No Glitch Filter <br> $1 \mathrm{~h}=0.2 \mu \mathrm{~s}$ <br> $2 \mathrm{~h}=0.5 \mu \mathrm{~s}$ <br> $3 \mathrm{~h}=1.0 \mu \mathrm{~s}$ |
| 26 | FAST_ISD_EN | R/W | Oh | Enable fast speed detection Oh = Disable Fast ISD <br> 1h = Enable Fast ISD |
| 25-24 | ISD_STOP_TIME | R/W | Oh | Persistence time for declaring motor has stopped $0 \mathrm{~h}=1 \mathrm{~ms}$ <br> $1 \mathrm{~h}=5 \mathrm{~ms}$ $2 \mathrm{~h}=50 \mathrm{~ms}$ $3 \mathrm{~h}=100 \mathrm{~ms}$ |
| 23-22 | ISD_RUN_TIME | R/W | Oh | Persistence time for declaring motor is running $\mathrm{Oh}=1 \mathrm{~ms}$ $1 \mathrm{~h}=5 \mathrm{~ms}$ $2 \mathrm{~h}=50 \mathrm{~ms}$ $3 \mathrm{~h}=100 \mathrm{~ms}$ |
| 21-20 | ISD_TIMEOUT | R/W | Oh | Timeout in case ISD is unable to reliably detect speed or direction $0 \mathrm{~h}=500 \mathrm{~ms}$ $1 \mathrm{~h}=750 \mathrm{~ms}$ $2 \mathrm{~h}=1000 \mathrm{~ms}$ $3 \mathrm{~h}=2000 \mathrm{~ms}$ |

Table 7-43. INT_ALGO_1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 19-17 | AUTO_HANDOFF_MIN_B EMF | R/W | Oh | $\begin{aligned} & \text { Minimum BEMF for handoff }(V) \\ & \text { Oh }=0 \mathrm{mV} \\ & 1 \mathrm{~h}=50 \mathrm{mV} \\ & 2 \mathrm{~h}=100 \mathrm{mV} \\ & 3 \mathrm{~h}=250 \mathrm{mV} \\ & 4 \mathrm{~h}=500 \mathrm{mV} \\ & 5 \mathrm{~h}=1000 \mathrm{mV} \\ & 6 \mathrm{~h}=1250 \mathrm{mV} \\ & 7 \mathrm{~h}=1500 \mathrm{mV} \end{aligned}$ |
| 16-15 | BRAKE_CURRENT_PER SIST | R/W | Oh | Persistence time for current below threshold during low side brake $\begin{aligned} & 0 \mathrm{~h}=50 \mathrm{~ms} \\ & 1 \mathrm{~h}=100 \mathrm{~ms} \\ & 2 \mathrm{~h}=250 \mathrm{~ms} \\ & 3 \mathrm{~h}=500 \mathrm{~ms} \end{aligned}$ |
| 14-13 | MPET_IPD_CURRENT_LI MIT | R/W | Oh | IPD current limit for MPET (A) $\begin{aligned} & \text { Oh }=0.0625 \mathrm{~A} \\ & 1 \mathrm{~h}=0.3125 \mathrm{~A} \\ & 2 \mathrm{~h}=0.625 \mathrm{~A} \\ & 3 \mathrm{~h}=1.25 \mathrm{~A} \end{aligned}$ |
| 12-11 | MPET_IPD_FREQ | R/W | Oh | Number of times IPD is executed for MPET $\begin{aligned} & 0 h=1 \\ & 1 h=2 \\ & 2 h=4 \\ & 3 h=8 \end{aligned}$ |
| 10-8 | MPET_OPEN_LOOP_CU RRENT_REF | R/W | Oh | $\begin{aligned} & \text { Open Loop Current Reference }(\mathrm{A}) \\ & \text { Oh }=0.625 \mathrm{~A} \\ & 1 \mathrm{~h}=1.25 \mathrm{~A} \\ & 2 \mathrm{~h}=1.875 \mathrm{~A} \\ & 3 \mathrm{~h}=2.5 \mathrm{~A} \\ & 4 \mathrm{~h}=3.125 \mathrm{~A} \\ & 5 \mathrm{~h}=3.75 \mathrm{~A} \\ & 6 \mathrm{~h}=\text { Reserved } \\ & 7 \mathrm{~h}=\text { Reserved } \end{aligned}$ |
| 7-6 | MPET_OPEN_LOOP_SP EED_REF | R/W | Oh | Open Loop Speed Reference for MPET (\% of MAXIMUM_SPEED) $\begin{aligned} & 0 h=15 \% \\ & 1 h=25 \% \\ & 2 h=35 \% \\ & 3 h=50 \% \end{aligned}$ |
| 5-3 | MPET_OPEN_LOOP_SL EW_RATE | R/W | Oh | $\begin{aligned} & \text { Open Loop Slew Rate for MPET }(\mathrm{Hz} / \mathrm{s}) \\ & 0 \mathrm{~h}=0.1 \mathrm{~Hz} / \mathrm{s} \\ & 1 \mathrm{~h}=0.5 \mathrm{~Hz} / \mathrm{s} \\ & 2 \mathrm{~h}=1 \mathrm{~Hz} / \mathrm{s} \\ & 3 \mathrm{~h}=2 \mathrm{~Hz} / \mathrm{s} \\ & 4 \mathrm{~h}=3 \mathrm{~Hz} / \mathrm{s} \\ & 5 \mathrm{~h}=5 \mathrm{~Hz} / \mathrm{s} \\ & 6 \mathrm{~h}=10 \mathrm{~Hz} / \mathrm{s} \\ & 7 \mathrm{~h}=20 \mathrm{~Hz} / \mathrm{s} \end{aligned}$ |
| 2-0 | $\begin{aligned} & \text { REV_DRV_OPEN_LOOP } \\ & \text { _DEC } \end{aligned}$ | R/W | Oh | \% of open loop acceleration to be applied during open loop deceleration in reverse drive $\begin{aligned} & 0 h=50 \% \\ & 1 h=60 \% \\ & 2 h=70 \% \\ & 3 h=80 \% \\ & 4 h=90 \% \\ & 5 h=100 \% \\ & 6 h=125 \% \\ & 7 h=150 \% \end{aligned}$ |

### 7.7.4.2 INT_ALGO_2 Register (Offset = A2h) [Reset $=\mathbf{0 0 0 0 0 0 0 0} \mathbf{h}]$

INT_ALGO_2 is shown in Figure 7-82 and described in Table 7-44.
Return to the Summary Table.
Register to configure internal algorithm parameters2
Figure 7-82. INT_ALGO_2 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | RESERVED |  |  |  |  |  |  |
| R/W-Oh | R/W-Oh |  |  |  |  |  |  |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED |  |  |  |  |  | CL_SLOW_ACC |  |
| R/W-Oh |  |  |  |  |  | R/W-Oh |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CL_SLOW_ACC |  | ACTIVE_B | _CU | W_P | $\begin{gathered} \text { MPET_IPD_SE } \\ \text { LECT } \end{gathered}$ | MPET_KE_ME AS PARAMET ER_SELECT | IPD_HIGH_RE SOLUTION_EN |
| R/W-Oh |  | R/W-Oh R/W-Oh |  |  |  | R/W-Oh | R/W-Oh |

Table 7-44. INT_ALGO_2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 31 | RESERVED | R/W | Oh | Reserved |
| 30-10 | RESERVED | R/W | Oh | Reserved |
| 9-6 | CL_SLOW_ACC | R/W | Oh | ```Close loop acceleration when estimator is not yet fully aligned ( Hz / sec) Oh \(=0.1 \mathrm{~Hz} / \mathrm{s}\) \(1 \mathrm{~h}=1 \mathrm{~Hz} / \mathrm{s}\) \(2 \mathrm{~h}=2 \mathrm{~Hz} / \mathrm{s}\) \(3 \mathrm{~h}=3 \mathrm{~Hz} / \mathrm{s}\) \(4 \mathrm{~h}=5 \mathrm{~Hz} / \mathrm{s}\) \(5 \mathrm{~h}=10 \mathrm{~Hz} / \mathrm{s}\) \(6 \mathrm{~h}=20 \mathrm{~Hz} / \mathrm{s}\) \(7 \mathrm{~h}=30 \mathrm{~Hz} / \mathrm{s}\) \(8 \mathrm{~h}=40 \mathrm{~Hz} / \mathrm{s}\) \(9 \mathrm{~h}=50 \mathrm{~Hz} / \mathrm{s}\) \(\mathrm{Ah}=100 \mathrm{~Hz} / \mathrm{s}\) \(\mathrm{Bh}=200 \mathrm{~Hz} / \mathrm{s}\) \(\mathrm{Ch}=500 \mathrm{~Hz} / \mathrm{s}\) Dh \(=750 \mathrm{~Hz} / \mathrm{s}\) \(\mathrm{Eh}=1000 \mathrm{~Hz} / \mathrm{s}\) Fh \(=2000 \mathrm{~Hz} / \mathrm{s}\)``` |
| 5-3 | ACTIVE BRAKE_BUS_C URRENT_SLEW_RATE | R/W | Oh | Bus Current slew rate during active braking (A/s) $\begin{aligned} & 0 \mathrm{~h}=10 \mathrm{~A} / \mathrm{s} \\ & 1 \mathrm{~h}=50 \mathrm{~A} / \mathrm{s} \\ & 2 \mathrm{~h}=100 \mathrm{~A} / \mathrm{s} \\ & 3 \mathrm{~h}=250 \mathrm{~A} / \mathrm{s} \\ & 4 \mathrm{~h}=500 \mathrm{~A} / \mathrm{s} \\ & 5 \mathrm{~h}=1000 \mathrm{~A} / \mathrm{s} \\ & 6 \mathrm{~h}=500 \mathrm{~A} / \mathrm{s} \\ & 7 \mathrm{~h}=\mathrm{No} \mathrm{Limit} \end{aligned}$ |

Table 7-44. INT_ALGO_2 Register Field Descriptions (continued)
$\left.\begin{array}{|c|l|l|l|l|}\hline \text { Bit } & \text { Field } & \text { Type } & \text { Reset } & \text { Description } \\ \hline 2 & \text { MPET_IPD_SELECT } & \text { R/W } & \text { Oh } & \begin{array}{l}\text { Selection between MPET_IPD_CURRENT_LIMIT for IPD current } \\ \text { limit, MPET_IPD_FREQ for IPD Repeat OR IPD_CURR_THR for } \\ \text { IPD current limit, IPD_REPEAT for IPD Repeat } \\ \text { Oh = Configured parameters for normal motor operation } \\ 1 \mathrm{~h}=\text { MPET specific parameters }\end{array} \\ \hline 1 & \begin{array}{l}\text { MPET_KE_MEAS_PARA } \\ \text { METER_SELECT }\end{array} & \text { R/W } & \text { Oh } & \begin{array}{l}\text { Selection between MPET_OPEN_LOOP_SLEW_RATE for slew } \\ \text { rate, MPET_OPEN_LOOP_CURR_REF for current reference, } \\ \text { MPET_OPEN_LOOP_SPEED_REF for speed reference OR }\end{array} \\ \text { OL_ACC_A1, OL_ACC_A2 for slew rate, open loop current } \\ \text { reference for current reference and open to closed loop speed } \\ \text { threshold for speed reference } \\ \text { Oh = Configured parameters for normal motor operation } \\ 1 \mathrm{~h}=\text { MPET specific parameters }\end{array}\right]$

### 7.8 RAM (Volatile) Register Map

### 7.8.1 Fault_Status Registers

Table 7-45 lists the memory-mapped registers for the Fault_Status registers. All register offset addresses not listed in Table 7-45 should be considered as reserved locations and the register contents should not be modified.

Table 7-45. FAULT_STATUS Registers

| Offset | Acronym | Register Name | Section |
| :---: | :--- | :--- | ---: |
| E0h | GATE_DRIVER_FAULT_STATUS | Fault Status Register | GATE_DRIVER_FAULT_STATUS Register <br> (Offset $=$ EOh) [Reset $=00000000 \mathrm{~h}]$ |
| E2h | CONTROLLER_FAULT_STATUS | Fault Status Register | $\left.\begin{array}{c}\text { CONTROLLER_FAULT_STATUS Register } \\ \text { (Offset }=\text { E2h }\end{array}\right][$ Reset $=00000000 \mathrm{~h}]$ |

Complex bit access types are encoded to fit into small table cells. Table 7-46 shows the codes that are used for access types in this section.

Table 7-46. Fault_Status Access Type Codes

| Access Type | Code | Description |
| :--- | :--- | :--- |
| Read Type | R | Read |
| $R$ |  | Value after reset or the default <br> value |
| Reset or Default Value |  |  |
| $-n$ |  |  |

### 7.8.1.1 GATE_DRIVER_FAULT_STATUS Register (Offset = EOh) [Reset = 00000000h]

GATE_DRIVER_FAULT_STATUS is shown in Figure 7-83 and described in Table 7-47.
Return to the Summary Table.
Status of various gate driver faults
Figure 7-83. GATE_DRIVER_FAULT_STATUS Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\underset{\mathrm{T}}{\mathrm{DRIVER} F A U L}$ | BK_FLT | RESERVED | OCP | NPOR | OVP | OT | RESERVED |
| R-Oh | R-Oh | R-Oh | R-Oh | R-Oh | R-Oh | R-Oh | R-Oh |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| OTW | OTS | OCP_HC | OCP_LC | OCP_HB | OCP_LB | OCP_HA | OCP_LA |
| R-Oh | R-Oh | R-Oh | R-Oh | R-Oh | R-Oh | R-Oh | R-Oh |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | OTP_ERR | BUCK_OCP | BUCK_UV | VCP_UV |  | RESERVED |  |
| R-Oh | R-Oh | R-Oh | R-Oh | R-Oh |  | R-Oh |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  |  |  |  |  |  |  |
| R-Oh |  |  |  |  |  |  |  |

Table 7-47. GATE_DRIVER_FAULT_STATUS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 31 | DRIVER_FAULT | R | Oh | Logic OR of FAULT status registers. Mirrors nFAULT pin. |
| 30 | BK_FLT | R | Oh | Buck Fault Bit <br> Oh = No buck regulator fault condition is detected <br> 1h = Buck regulator fault condition is detected |
| 29 | RESERVED | R | Oh | Reserved |
| 28 | OCP | R | Oh | Over Current Protection Status Bit <br> Oh = No overcurrent condition is detected <br> 1h = Overcurrent condition is detected |
| 27 | NPOR | R | Oh | Supply Power On Reset Bit <br> Oh = Power on reset condition is detected on VM <br> 1h = No power-on-reset condition is detected on VM |
| 26 | OVP | R | Oh | Supply Overvoltage Protection Status Bit <br> Oh = No overvoltage condition is detected on VM <br> 1h = Overvoltage condition is detected on VM |
| 25 | OT | R | Overtemperature Fault Status Bit <br> Oh = No overtemperature warning / shutdown is detected <br> 1h = Overtemperature warning / shutdown is detected |  |
| 24 | RESERVED | Oh | R Reserved |  |
| 23 | OTW | Oh | Overtemperature Warning Status Bit <br> Oh = No overtemperature warning is detected <br> 1h = Overtemperature warning is detected |  |
| 22 | OTS | R | Oh | Overtemperature Shutdown Status Bit <br> Oh = No overtemperature shutdown is detected <br> 1h = Overtemperature shutdown is detected |
| 21 | OCP_HC | R | Oh | Overcurrent Status on High-side switch of OUTC <br> Oh = No overcurrent detected on high-side switch of OUTC <br> 1h = Overcurrent detected on high-side switch of OUTC |
| 20 | OCP_LC | Overcurrent Status on Low-side switch of OUTC <br> Oh = No overcurrent detected on low-side switch of OUTC <br> 1h = Overcurrent detected on low-side switch of OUTC |  |  |

MCF8315A
SLLSFP6A - DECEMBER 2022 - REVISED APRIL 2023
Table 7-47. GATE_DRIVER_FAULT_STATUS Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 19 | OCP_HB | R | Oh | Overcurrent Status on High-side switch of OUTB <br> Oh = No overcurrent detected on high-side switch of OUTB <br> 1h = Overcurrent detected on high-side switch of OUTB |
| 18 | OCP_LB | R | Oh | Overcurrent Status on Low-side switch of OUTB <br> Oh = No overcurrent detected on low-side switch of OUTB <br> 1h = Overcurrent detected on low-side switch of OUTB |
| 17 | OCP_HA | R | Oh | Overcurrent Status on High-side switch of OUTA <br> Oh = No overcurrent detected on high-side switch of OUTA <br> 1h = Overcurrent detected on high-side switch of OUTA |
| 16 | OCP_LA | R | Oh | Overcurrent Status on Low-side switch of OUTA <br> Oh = No overcurrent detected on low-side switch of OUTA <br> 1h = Overcurrent detected on low-side switch of OUTA |
| 15 | RESERVED | R | Oh | Reserved |
| 14 | OTP_ERR | R | Oh | OTP Error <br> Oh = No OTP error is detected <br> 1h = OTP Error is detected |
| 13 | BUCK_OCP | R | Oh | Buck Regulator Overcurrent Status Bit <br> Oh = No buck regulator overcurrent is detected <br> $1 \mathrm{~h}=$ Buck regulator overcurrent is detected |
| 12 | BUCK_UV | R | Oh | Buck Regulator Undervoltage Status Bit <br> Oh = No buck regulator undervoltage is detected <br> $1 \mathrm{~h}=$ Buck regulator undervoltage is detected |
| 11 | VCP_UV | R | Oh | Charge Pump Undervoltage Status Bit <br> Oh = No charge pump undervoltage is detected <br> $1 \mathrm{~h}=$ Charge pump undervoltage is detected |
| 10-0 | RESERVED | R | Oh | Reserved |

### 7.8.1.2 CONTROLLER_FAULT_STATUS Register (Offset = E2h) [Reset = 00000000h]

CONTROLLER_FAULT_STATUS is shown in Figure 7-84 and described in Table 7-48.
Return to the Summary Table.
Status of various controller faults
Figure 7-84. CONTROLLER_FAULT_STATUS Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CONTROLLER <br> _FAULT | OTW_MCE | $\begin{gathered} \text { IPD_FREQ_FA } \\ \text { ULT } \end{gathered}$ | IPD_T1_FAULT | IPD_T2_FAULT | BUS_CURREN <br> T_LIMIT_STAT US | $\begin{gathered} \text { MPET_IPD_FA } \\ \text { ULT } \end{gathered}$ | MPET_BEMF_ FAULT |
| R-Oh | R-Oh | R-Oh | R-Oh | R-Oh | R-Oh | R-Oh | R-Oh |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| ABN_SPEED | ABN_BEMF | NO_MTR | MTR_LCK | LOCK_LIMIT | $\underset{\text { IT }}{\text { HW_LOCK_LIM }}$ | MTR_UNDER_ VOLTAGE | $\begin{gathered} \text { MTR_OVER_V } \\ \text { OLTAGE } \end{gathered}$ |
| R-Oh | R-Oh | R-Oh | R-Oh | R-Oh | R-Oh | R-Oh | R-Oh |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SPEED LOOP SATURATION | CURRENT_LO OP_SATURATI ON |  |  | RESER | RVED |  |  |
| R-Oh | R-Oh |  |  | R-0 | Oh |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  |  |  | $\begin{gathered} \text { WATCHDOG_F } \\ \text { AULT } \end{gathered}$ | STL_ENABLE_ STATUS | STL_STATUS | APP_RESET |
| R-Oh |  |  |  | R-Oh | R-Oh | R-Oh | R-Oh |

Table 7-48. CONTROLLER_FAULT_STATUS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 31 | CONTROLLER_FAULT | R | Oh | Logic OR of Controller FAULT status registers |
| 30 | OTW_MCE | R | Oh | Indicates overtemperature MCE |
| 29 | IPD_FREQ_FAULT | R | Oh | Indicates IPD frequency fault |
| 28 | IPD_T1_FAULT | R | Oh | Indicates IPD T1 fault |
| 27 | IPD_T2_FAULT | R | Oh | Indicates IPD T2 fault |
| 26 | BUS_CURRENT_LIMIT_S <br> TATUS | R | Oh | Indicates status of Bus Current limit |
| 25 | MPET_IPD_FAULT | R | Oh | Indicates error during resistance and inductance measurement |
| 24 | MPET_BEMF_FAULT | R | Oh | Indicates error during BEMF constant measurement |
| 23 | ABN_SPEED | R | Oh | Indicates Abnormal speed motor lock condition |
| 22 | ABN_BEMF | R | Oh | Indicates Abnormal BEMF motor lock condition |
| 21 | NO_MTR | R | Oh | Indicates No Motor fault |
| 20 | MTR_LCK | R | Oh | Indicates when one of the motor lock is triggered |
| 19 | LOCK_LIMIT | R | Oh | Indicates Lock llimit fault |
| 18 | HW_LOCK_LIMIT | R | Indicates Hardware Lock llimit fault |  |
| 17 | MTR_UNDER_VOLTAGE | R | Oh | Indicates Motor Undervoltage fault |
| 16 | MTR_OVER_VOLTAGE | R | Oh | Indicates Motor Over voltage fault |
| 15 | SPEED_LOOP_SATURAT <br> ION | R | Oh | Indicates speed loop saturation |
| 14 | CURRENT_LOOP_SATU <br> RATION | R | Oh | Indicates current loop saturation |
| $13-4$ | RESERVED | R | Oh | Reserved |

Table 7-48. CONTROLLER_FAULT_STATUS Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 3 | WATCHDOG_FAULT | R | Oh | indicates Watchdog fault |
| 2 | STL_ENABLE_STATUS | R | Oh | STL Enable Status |
| 1 | STL_STATUS | R | Oh | STL Status |
| 0 | APP_RESET | R | Oh | App Reset |

### 7.8.2 System_Status Registers

Table 7-49 lists the memory-mapped registers for the System_Status registers. All register offset addresses not listed in Table 7-49 should be considered as reserved locations and the register contents should not be modified.

Table 7-49. SYSTEM_STATUS Registers

| Offset | Acronym | Register Name | Section |
| :---: | :--- | :--- | :---: |
| E4h | ALGO_STATUS | System Status Register | ALGO_STATUS Register (Offset $=$ E4h $)$ <br> [Reset $=00000000 \mathrm{~h}]$ |
| E6h | MTR_PARAMS | System Status Register | MTR_PARAMS Register (Offset $=$ E6h $)$ <br> [Reset $=00000000 \mathrm{~h}]$ |
| E8h | ALGO_STATUS_MPET | System Status Register | ALGO_STATUS_MPET Register (Offset $=$ <br> E8h) [Reset $=00000000 \mathrm{~h}]$ |

Complex bit access types are encoded to fit into small table cells. Table 7-50 shows the codes that are used for access types in this section.

Table 7-50. System_Status Access Type Codes

| Access Type | Code | Description |
| :--- | :--- | :--- |
| Read Type |  |  |
| $R$ | $R$ | Read |
| Reset or Default Value |  |  |
| $-n$ |  | Value after reset or the default <br> value |

### 7.8.2.1 ALGO_STATUS Register (Offset $=$ E4h) [Reset $=\mathbf{0 0 0 0 0 0 0 0}$ ]

ALGO_STATUS is shown in Figure 7-85 and described in Table 7-51.
Return to the Summary Table.
Status of various system and algorithm parameters
Figure 7-85. ALGO_STATUS Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOLT_MAG |  |  |  |  |  |  |  |
| R-Oh |  |  |  |  |  |  |  |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| VOLT_MAG |  |  |  |  |  |  |  |
| R-Oh |  |  |  |  |  |  |  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| DUTY_CMD |  |  |  |  |  |  |  |
| R-Oh |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DUTY_CMD |  |  |  | $\underset{E}{\text { SYS_INIT_DON }}$ | $\begin{aligned} & \text { SYS_ENABLE__ }_{\text {FLAG }} \end{aligned}$ | RESERVED |  |
| R-Oh |  |  |  | R-Oh | R-Oh | R-Oh |  |

Table 7-51. ALGO_STATUS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-16$ | VOLT_MAG | R | Oh | 16 -bit value indicating applied voltage magnitude. Voltage magnitude <br> applied = VOLT_MAG * 100 / 32768 \% |
| $15-4$ | DUTY_CMD | R | Oh | 12 -bit value indicating decoded speed command in PWM/Analog <br> mode DUTY_CMD $(\%)=$ DUTY_CMD/4096 * 100\%. |
| 3 | SYS_INIT_DONE | R | Oh | 1 indicates device is ready for GUI control 0 indicates firmware is still <br> copying EEPROM to shadow memory |
| 2 | SYS_ENABLE_FLAG | R | Oh | 1 indicates GUI can control the register 0 indicates GUI is still <br> copying default parameters from shadow memory |
| $1-0$ | RESERVED | R | Oh | Reserved |

### 7.8.2.2 MTR_PARAMS Register (Offset $=$ E6h [Reset $=\mathbf{0 0 0 0 0 0 0 0 h}]$

MTR_PARAMS is shown in Figure 7-86 and described in Table 7-52.
Return to the Summary Table.
Status of various motor parameters
Figure 7-86. MTR_PARAMS Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOTOR_R |  |  |  |  |  |  |  | MOTOR_BEMF_CONST |  |  |  |  |  |  |  |
| R-Oh |  |  |  |  |  |  |  | R -Oh |  |  |  |  |  |  |  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MOTOR_L |  |  |  |  |  |  |  | RESERVED |  |  |  |  |  |  |  |
| R-Oh R-Oh |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 7-52. MTR_PARAMS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-24$ | MOTOR_R | R | Oh | 8-bit value indicating measured Motor Resistance |
| $23-16$ | MOTOR_BEMF_CONST | R | Oh | 8-bit value indicating measured BEMF constant |
| $15-8$ | MOTOR_L | R | Oh | 8-bit value indicating measured Motor Inductance |
| $7-0$ | RESERVED | R | Oh | Reserved |

### 7.8.2.3 ALGO_STATUS_MPET Register (Offset = E8h) [Reset = 00000000h]

ALGO_STATUS_MPET is shown in Figure 7-87 and described in Table 7-53.
Return to the Summary Table.
Status of various MPET parameters
Figure 7-87. ALGO_STATUS_MPET Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { MPET_R_STAT } \\ \text { US } \end{gathered}$ | $\begin{gathered} \text { MPET_L_STAT } \\ \text { US } \end{gathered}$ | $\begin{gathered} \text { MPET_KE_STA } \\ \text { TUS } \end{gathered}$ | MPET_MECH_ STATUS |  | MPET_PWM_FREQ |  |  |
| R-Oh | R-Oh | R-Oh | R-Oh |  | R-Oh |  |  |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED |  |  |  |  |  |  |  |
| R-Oh |  |  |  |  |  |  |  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED |  |  |  |  |  |  |  |
| R-Oh |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  |  |  |  |  |  |  |
| R-Oh |  |  |  |  |  |  |  |

Table 7-53. ALGO_STATUS_MPET Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 31 | MPET_R_STATUS | R | Oh | Indicates status of Resistance measurement |
| 30 | MPET_L_STATUS | R | Oh | Indicates status of Inductance measurement |
| 29 | MPET_KE_STATUS | R | Oh | Indicates status of BEMF constant measurement |
| 28 | MPET_MECH_STATUS | R | Oh | Indicates status of mechanical parameter measurement |
| $27-24$ | MPET_PWM_FREQ | R | Oh | 4-bit value indicating PWM frequency used during BEMF constant <br> measurement |
| $23-0$ | RESERVED | R | Oh | Reserved |

### 7.8.3 Device_Control Registers

Table 7-54 lists the memory-mapped registers for the Device_Control registers. All register offset addresses not listed in Table 7-54 should be considered as reserved locations and the register contents should not be modified.

Table 7-54. DEVICE_CONTROL Registers

| Offset | Acronym | Register Name | Section |
| :---: | :--- | :--- | ---: |
| EAh | ALGO_CTRL1 | Device Control Register | ALGO_CTRL1 Register (Offset $=$ EAh |
|  |  |  | [Reset $=00000000 \mathrm{~h}]$ |

Complex bit access types are encoded to fit into small table cells. Table 7-55 shows the codes that are used for access types in this section.

Table 7-55. Device_Control Access Type Codes

| Access Type | Code | Description |
| :--- | :--- | :--- |
| Read Type |  |  |
| R | R | Read |
| Write Type |  |  |
| W | W | Write |
| Reset or Default Value |  |  |

Table 7-55. Device_Control Access Type Codes (continued)

| Access Type | Code | Description |
| :--- | :--- | :--- |
| $-n$ |  | Value after reset or the default <br> value |

### 7.8.3.1 ALGO_CTRL1 Register (Offset = EAh) [Reset = 00000000h]

ALGO_CTRL1 is shown in Figure 7-88 and described in Table 7-56.
Return to the Summary Table.
Control settings
Figure 7-88. ALGO_CTRL1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EEPROM_WRT | EEPROM_REA | CLR_FLT | CLR FLT RET RY_COUNT | RESERVED |  |  |  |
| R/W-Oh | R/W-Oh | W-Oh | W-Oh |  | W-Oh |  |  |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED |  |  |  | FORCED_ALIGN_ANGLE |  |  |  |
| W-Oh |  |  |  | W-Oh |  |  |  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| FORCED_ALIGN_ANGLE |  |  |  |  | $\begin{aligned} & \text { WATCHDOG_T } \\ & \text { ICKLE } \end{aligned}$ | RESERVED |  |
| W-Oh |  |  |  |  | R/W-Oh | W-Oh |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  |  |  |  |  |  |  |
| W-Oh |  |  |  |  |  |  |  |

Table 7-56. ALGO_CTRL1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 31 | EEPROM_WRT | R/W | Oh | Write the configuration to EEPROM |
| 30 | EEPROM_READ | R/W | Oh | Read the default configuration from EEPROM |
| 29 | CLR_FLT | W | Oh | Clears all faults |
| 28 | CLR_FLT_RETRY_COUN <br> T | W | Oh | Clears fault retry count |
| $27-20$ | RESERVED | W | Oh | Reserved |
| $19-11$ | FORCED_ALIGN_ANGLE | W | Oh | 9-bit value (in degrees) used during forced Align <br> state (FORCE_ALIGN_EN = 1) Angle applied $=$ <br> FORCED_ALIGN_ANGLE \% 360deg |
| 10 | WATCHDOG_TICKLE | R/W | Oh | RAM bit to tickle watchdog in I2C mode. This bit should be written 1 <br> by external controller every EXT_WDT_CFG. The MCF will reset this <br> bit |
| $9-0$ | RESERVED | W | Oh | Reserved |

### 7.8.4 Algorithm_Control Registers

Table 7-57 lists the memory-mapped registers for the Algorithm_Control registers. All register offset addresses not listed in Table 7-57 should be considered as reserved locations and the register contents should not be modified.

Table 7-57. ALGORITHM_CONTROL Registers

| Offset | Acronym | Register Name | Section |
| :---: | :--- | :--- | :---: |
| ECh | ALGO_DEBUG1 | Algorithm Control Register | ALGO_DEBUG1 Register (Offset $=$ ECh $)$ <br> $[$ Reset $=00000000 \mathrm{~h}]$ |
| EEh | ALGO_DEBUG2 | Algorithm Control Register | ALGO_DEBUG2 Register (Offset $=$ EEh $)$ <br> [Reset $=00000000 \mathrm{~h}]$ |
| F0h | CURRENT_PI | Current PI Controller used | CURRENT_PI Register (Offset $=$ FOh) <br> $=00000000 \mathrm{~h}]$ |

Table 7-57. ALGORITHM_CONTROL Registers (continued)

| Offset | Acronym | Register Name | Section |
| :---: | :--- | :--- | :---: |
| F2h | SPEED_PI | Speed PI controller used | SPEED_PI Register (Offset $=$ F2h $)[$ Reset $=$ <br> $00000000 \mathrm{~h}]$ |
| F4h | DAC_1 | DAC1 Control Register | DAC_1 Register (Offset $=$ F4h) $[$ Reset $=$ <br> $00110000 \mathrm{~h}]$ |
| F6h | DAC_2 | DAC2 Control Register | DAC_2 Register (Offset $=$ F6h $[$ Reset $=$ X] |

Complex bit access types are encoded to fit into small table cells. Table 7-58 shows the codes that are used for access types in this section.

Table 7-58. Algorithm_Control Access Type Codes

| Access Type | Code | Description |
| :--- | :--- | :--- |
| Read Type |  |  |
| $R$ | $R$ | Read |
| Write Type | W | Write |
| W |  | Value after reset or the default <br> value |
| Reset or Default Value |  |  |

### 7.8.4.1 ALGO_DEBUG1 Register (Offset $=$ ECh [Reset $\boldsymbol{=} \mathbf{0 0 0 0 0 0 0 0 \mathrm { h } ]}$

ALGO_DEBUG1 is shown in Figure 7-89 and described in Table 7-59.
Return to the Summary Table.
Algorithm control register for debug
Figure 7-89. ALGO_DEBUG1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OVERRIDE | DIGITAL_SPEED_CTRL |  |  |  |  |  |  |
| W-Oh | W-Oh |  |  |  |  |  |  |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| DIGITAL_SPEED_CTRL |  |  |  |  |  |  |  |
| W-Oh |  |  |  |  |  |  |  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| $\begin{gathered} \text { CLOSED_LOO } \\ \text { P_DIS } \end{gathered}$ | $\begin{gathered} \text { FORCE_ALIGN } \\ \text { _EN } \end{gathered}$ | FORCE SLOW _FIRST_CYCL E_EN | $\underset{\mathrm{N}}{\text { FORCE_IPD_E }}$ | $\underset{\mathrm{N}}{\text { FORCE_ISD_E }}$ | $\begin{gathered} \text { FORCE_ALIGN } \\ -A N G L E \_S R C \_ \\ \text {SEL } \end{gathered}$ | FORCE_IQ | ED_LOOP |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FORCE_IQ_REF_SPEED_LOOP_DIS |  |  |  |  |  |  |  |
| W-Oh |  |  |  |  |  |  |  |

Table 7-59. ALGO_DEBUG1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 31 | OVERRIDE | W | Oh | Use to control the SPD_CTRL bits. If OVERRIDE = '1', speed <br> command can be written by the user through serial interface. <br> 0h = SPEED_CMD using Analog/PWM mode <br> 1h = SPEED_CMD using SPD_CTRL[11:0] |
| $30-16$ | DIGITAL_SPEED_CTRL | W | Oh | Digital Speed Control If OVERRIDE = Ob1, then SPEED_CMD is <br> control using DIGITAL_SPEED_CTRL |
| 15 | CLOSED_LOOP_DIS | W | Oh | Use to disable Closed loop <br> 0h = Enable Closed Loop <br> 1h = Disable Closed loop, motor commutation in open loop |
| 14 | FORCE_ALIGN_EN | W | Oh | Force Align State Enable <br> Oh = Disable Force Align state, device comes out of align state if <br> MTR_STARTUP is selected as ALIGN or DOUBLE ALIGN <br> 1h = Enable Force Align state, device stays in align state if <br> MTR_STARTUP is selected as ALIGN or DOUBLE ALIGN |
| 13 | FORCE_SLOW_FIRST_C <br> YCLE_EN | W | Oh | Force Slow First Cycle Enable <br> Oh = Disable Force Slow First Cycle state, device comes out of <br> slow first cycle state if MTR_STARTUP is selected as SLOW FIRST <br> CYCLE <br> 1h = Enable Force Slow First Cycle state, device stays in slow first <br> cycle state if MTR_STARTUP is selected as SLOW FIRST CYCLE |
| 12 | FORCE_IPD_EN | W | Oh | Force IPD Enable <br> Oh = Disable Force IPD state, device comes out of IPD state if <br> MTR_STARTUP is selected as IPD <br> 1h = Enable Force IPD state, device stays in IPD state if <br> MTR_STARTUP is selected as IPD |
| 11 | FORCE_ISD_EN | W | Oh | Force ISD enable <br> Oh = Disable Force ISD state, device comes out of ISD state if <br> ISD_EN is set <br> $1 h=$ Enable Force ISD state, device stays in ISD state if ISD_EN is <br> set |

Table 7-59. ALGO_DEBUG1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 10 | FORCE_ALIGN_ANGLE_ SRC_SEL | W | Oh | Force Align Angle State Source Select <br> Oh = Force Align Angle defined by ALIGN_ANGLE <br> 1h = Force Align Angle defined by FORCED_ALIGN_ANGLE |
| 9-0 | FORCE_IQ_REF_SPEED _LOOP_DIS | W | Oh | Sets IQ Ref (\% of BASE_CURRENT) when speed loop is disabled If SPEED_LOOP_DIS = 0b1, <br> then Iq_ref is control using IQ_REF_SPEED_LOOP_DIS iqRef $=($ FORCE_IQ_REF_SPEED_LOOP_DIS /500) * BASE_CURRENT if FORCE_IQ_REF_SPEED_LOOP_DIS < 500 (FORCE_IQ_REF_SPEED_LOOP_DIS - 1024)/500 * BASE_CURRENT if FORCE_IQ_REF_SPEED_LOOP_DIS > 512 Valid values are 0 to 500 and 512 to 1000 |

### 7.8.4.2 ALGO_DEBUG2 Register (Offset $=$ EEh) [Reset $=\mathbf{0 0 0 0 0 0 0 0}$ ]

ALGO_DEBUG2 is shown in Figure 7-90 and described in Table 7-60.
Return to the Summary Table.
Algorithm control register for debug
Figure 7-90. ALGO_DEBUG2 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | FORCE_RECIRCULATE_STOP_SECTOR |  |  | FORCE_RECIR CULATE_STOP _EN | CURRENT_LO OP_DIS | FORCE_VD_CURRENT_LOOP_DIS |  |
| W-Oh | W-Oh |  |  | W-Oh | W-Oh | W-Oh |  |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| FORCE_VD_CURRENT_LOOP_DIS |  |  |  |  |  |  |  |
| W-Oh |  |  |  |  |  |  |  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| FORCE_VQ_CURRENT_LOOP_DIS |  |  |  |  |  |  |  |
| W-Oh |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FORCE_VQ_C | ENT_LOOP_ | MPET_CMD | MPET_R | MPET_L | MPET_KE | MPET_MECH | MPET WRITE SHĀDOW |
| W-Oh |  | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

Table 7-60. ALGO_DEBUG2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 31 | RESERVED | W | Oh | Reserved |

MCF8315A
Table 7-60. ALGO_DEBUG2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- | | FORCE_VQ_CURRENT_ |
| :---: |
| $15-6$ |
| LOOP_DIS |

### 7.8.4.3 CURRENT_PI Register (Offset $=$ FOh [Reset $=\mathbf{0 0 0 0 0 0 0 0}$ ]

CURRENT_PI is shown in Figure 7-91 and described in Table 7-61.
Return to the Summary Table.
Current PI controller used
Figure 7-91. CURRENT_PI Register


Table 7-61. CURRENT_PI Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-16$ | CURRENT_LOOP_KI | R | Oh | 10 bit for current loop ki Same Scaling as CURR_LOOP_KI |
| $15-0$ | CURRENT_LOOP_KP | R | $0 h$ | 10 bit for current loop kp Same Scaling as CURR_LOOP_KP |

### 7.8.4.4 SPEED_PI Register (Offset $=\mathbf{F 2 h}$ ) [Reset $=\mathbf{0 0 0 0 0 0 0 0} \mathbf{~}$ ]

SPEED_PI is shown in Figure 7-92 and described in Table 7-62.
Return to the Summary Table.
Speed PI controller used
Figure 7-92. SPEED_PI Register

| 3130 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPEED_LOOP_KI |  |  |  |  |  |  |  |  |  |  |  |  |  |  | SPEED_LOOP_KP |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| R-Oh R-Oh |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 7-62. SPEED_PI Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-16$ | SPEED_LOOP_KI | R | Oh | 10 bit for current loop ki Same Scaling as SPD_LOOP_KI |
| $15-0$ | SPEED_LOOP_KP | R | $0 h$ | 10 bit for current loop kp Same Scaling as SPD_LOOP_KP |

### 7.8.4.5 DAC_1 Register (Offset $=\mathbf{F 4 h}$ ) [Reset $=\mathbf{0 0 1 1 0 0 0 0} \mathbf{h}]$

DAC_1 is shown in Figure 7-93 and described in Table 7-63.
Return to the Summary Table.
DAC1 Control Register
Figure 7-93. DAC_1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED |  |  |  |  |  |  |  |
| R-Oh |  |  |  |  |  |  |  |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED |  |  | DACOUT1_ENUM_SCALING |  |  |  | $\begin{gathered} \text { DACOUT1_SC } \\ \text { ALING }^{-} \end{gathered}$ |
| R-Oh |  |  | W-8h |  |  |  | W-8h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| DACOUT1_SCALING |  |  | DACOUT1_UNI POLAR | DACOUT1_VAR_ADDR |  |  |  |
| W-8h |  |  | W-Oh | R/W-Oh |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DACOUT1_VAR_ADDR |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Table 7-63. DAC_1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 31-21 | RESERVED | R | Oh | Reserved |
| 20-17 | DACOUT1_ENUM_SCALI NG | W | 8h | Multiplication Factor for DACOUT1 Algorithm Variable extracted from the address contained in DACOUT1_VAR_ADDR multiplied with 2DACOUT1_ENUM_SCALING. DACOUT1_ENUM_SCALING comes into effect only if DACOUT1_SCALING is zero |
| 16-13 | DACOUT1_SCALING | W | 8h | Scaling factor for DACOUT1 Algorithm Variable extracted from the address contained in DACOUT1_VAR_ADDR scaled with DACOUT1_SCALING / 8. Actual voltage depends on DACOUT1_UNIPOLAR. If DACOUT1_UNIPOLAR $=1,0 \mathrm{~V}$ == Opu of algorithmVariable * DACOUT1_SCALING / 8, 3V == 1 pu of algorithmVariable * DACOUT1_SCALING / 8 If DACOUT1_UNIPOLAR $=0,0 \mathrm{~V}==-1 \mathrm{pu}$ of algorithmVariable * DACOUT1_SCALING / 8, 3V $==1 \mathrm{pu}$ of algorithmVariable * DACOUT1_SCALING / 8 <br> $\mathrm{Oh}=$ Treated s Enum with max value being 31 <br> $1 \mathrm{~h}=1 / 8$ <br> $2 \mathrm{~h}=2 / 8$ <br> $3 h=3 / 8$ <br> $4 h=4 / 8$ <br> $5 \mathrm{~h}=5 / 8$ <br> $6 \mathrm{~h}=6 / 8$ <br> $7 \mathrm{~h}=7 / 8$ <br> $8 \mathrm{~h}=8 / 8$ <br> $9 \mathrm{~h}=9 / 8$ <br> Ah $=10 / 8$ <br> $B h=11 / 8$ <br> Ch $=12 / 8$ <br> Dh $=13 / 8$ <br> Eh $=14 / 8$ <br> Fh $=15 / 8$ |

Table 7-63. DAC_1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 12 | DACOUT1_UNIPOLAR | W | Oh | Configures output of DACOUT1 If DACOUT1_UNIPOLAR $=1$, OV == Opu of algorithmVariable * DACOUT1_SCALING / 16, $3 \mathrm{~V}==1 \mathrm{pu}$ of algorithmVariable * DACOUT1_SCALING / 16 If DACOUT1_UNIPOLAR $=0,0 \mathrm{~V}==-1$ pu of algorithmVariable * DACOUT1_SCALING / 16, 3V == 1 pu of algorithmVariable * DACOUT1_SCALING / 16 <br> Oh = Bipolar (Offset of 1.5 V ) <br> 1h = Unipolar (No Offset) |
| 11-0 | DACOUT1_VAR_ADDR | R/W | Oh | 12-bit address of variable to be monitored |

### 7.8.4.6 DAC_2 Register (Offset = F6h) [Reset = X]

DAC_2 is shown in Figure 7-94 and described in Table 7-64.
Return to the Summary Table.
DAC2 Control Register
Figure 7-94. DAC_2 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED |  |  |  |  |  |  |  |
| R-Oh |  |  |  |  |  |  |  |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | DACOUT2_ENUM_SCALING |  |  |  | DACOUT2_SCALING |  |  |
| R-Oh | W-X |  |  |  | W-8h |  |  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| DACOUT2 SC ALING | DACOUT2_UNI POLAR | DACOUT2_VAR_ADDR |  |  |  |  |  |
| W-8h | W-Oh | R/W-Oh |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DACOUT2_VAR_ADDR |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Table 7-64. DAC_2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 31-23 | RESERVED | R | Oh | Reserved |
| 22-19 | DACOUT2_ENUM_SCALI NG | W | X | Multiplication Factor for DACOUT2 Algorithm Variable extracted from the address contained in DACOUT2_VAR_ADDR multiplied with 2DACOUT2_ENUM_SCALING. DACOUT2_ENUM_SCALING comes into effect only if DACOUT2 SCALING is zero |
| 18-15 | DACOUT2_SCALING | W | 8h | Scaling factor for DACOUT2 Algorithm Variable extracted from the address contained in DACOUT2_VAR_ADDR scaled with DACOUT2_SCALING / 8. Actual voltage depends on DACOUT2_UNIPOLAR. If DACOUT2_UNIPOLAR $=1,0 \mathrm{~V}$ == Opu of algorithmVariable * DACOUT2_SCALING / 8, 3V == 1 pu of algorithmVariable * DACOUT2_SCALING / 8 If DACOUT2_UNIPOLAR $=0,0 \mathrm{~V}==-1 \mathrm{pu}$ of algorithmVariable * DACOUT2_SCALING $/ 8,3 \mathrm{~V}=1 \mathrm{pu}$ of algorithmVariable * DACOUT2_SCALING / 8 <br> Oh = Treated s Enum with max value being 31 <br> $1 \mathrm{~h}=1 / 8$ <br> $2 \mathrm{~h}=2 / 8$ <br> $3 \mathrm{~h}=3 / 8$ <br> $4 \mathrm{~h}=4 / 8$ <br> $5 \mathrm{~h}=5 / 8$ <br> $6 \mathrm{~h}=6 / 8$ <br> $7 \mathrm{~h}=7 / 8$ <br> $8 \mathrm{~h}=8 / 8$ <br> $9 \mathrm{~h}=9 / 8$ <br> Ah $=10 / 8$ <br> $\mathrm{Bh}=11 / 8$ <br> $\mathrm{Ch}=12 / 8$ <br> Dh $=13 / 8$ <br> Eh $=14 / 8$ $\mathrm{Fh}=15 / 8$ |

MCF8315A
Table 7-64. DAC_2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 14 | DACOUT2_UNIPOLAR | W | Oh | Configures output of DACOUT2 If DACOUT2_UNIPOLAR $=1$, OV == Opu of algorithmVariable * DACOUT2_SCALING / 16, $3 \mathrm{~V}==1 \mathrm{pu}$ of algorithmVariable * DACOUT2_SCALING / 16 If DACOUT2_UNIPOLAR $=0,0 \mathrm{~V}==-1$ pu of algorithmVariable * DACOUT2_SCALING / 16, 3V == 1pu of algorithmVariable * DACOUT2_SCALING / 16 <br> Oh = Bipolar (Offset of 1.5 V ) <br> 1h = Unipolar (No Offset) |
| 13-0 | DACOUT2_VAR_ADDR | R/W | Oh | 14-bit address of variable to be monitored |

### 7.8.5 Algorithm_Variables Registers

Table 7-65 lists the memory-mapped registers for the Algorithm_Variables registers. All register offset addresses not listed in Table 7-65 should be considered as reserved locations and the register contents should not be modified.

Table 7-65. ALGORITHM_VARIABLES Registers

| Offset | Acronym | Register Name | Section |
| :---: | :---: | :---: | :---: |
| 190h | ALGORITHM_STATE | Current Algorithm State Register | ALGORITHM_STATE Register (Offset = 190h) [Reset $=0000 \mathrm{~h}]$ |
| 196h | FG_SPEED_FDBK | FG Speed Feedback Register | FG_SPEED_FDBK Register (Offset $=196 \mathrm{~h})$ $[$ [Reset $=00000000 \mathrm{~h}]$ |
| 410h | BUS_CURRENT | Calculated DC Bus Current Register | BUS_CURRENT Register (Offset = 410h) <br> [Reset = 00000000h] |
| 440h | PHASE_CURRENT_A | Measured Current on Phase A Register | PHASE_CURRENT_A Register (Offset = 440h) [Reset = 00000000h] |
| 442h | PHASE_CURRENT_B | Measured Current on Phase B Register | PHASE_CURRENT_B Register (Offset = 442h) [Reset $=00000000 \mathrm{~h}$ ] |
| 444h | PHASE_CURRENT_C | Measured Current on Phase C Register | PHASE_CURRENT_C Register (Offset = 444h) [Reset = 00000000h] |
| 468h | CSA_GAIN_FEEDBACK | CSA Gain Register | $\begin{gathered} \text { CSA_GAIN_FEEDBACK Register (Offset = } \\ 468 \mathrm{~h}) \text { [Reset }=0000 \mathrm{~h}] \end{gathered}$ |
| 472h | VOLTAGE_GAIN_FEEDBACK | Voltage Gain Register | VOLTAGE_GAIN_FEEDBACK Register (Offset $=472 \overline{\mathrm{~h}}$ ) [Reset $=0000 \mathrm{~h}]$ |
| 474h | VM_VOLTAGE | VM Voltage Register | $\begin{gathered} \text { VM_VOLTAGE Register (Offset }=474 \mathrm{~h}) \\ \text { [Reset }=00000000 \mathrm{~h}] \end{gathered}$ |
| 47Ah | PHASE_VOLTAGE_VA | Phase A Voltage Register | PHASE_VOLTAGE_VA Register (Offset = 47Ah) [Reset $=00000000 \mathrm{~h}]$ |
| 47Ch | PHASE_VOLTAGE_VB | Phase B Voltage Register | PHASE_VOLTAGE_VB Register (Offset = 47Ch) [Reset $=00000000 \mathrm{~h}]$ |
| 47Eh | PHASE_VOLTAGE_VC | Phase C Voltage Register | PHASE_VOLTAGE_VC Register (Offset = 47Eh) [Reset $=00000000 \mathrm{~h}$ ] |
| 4B6h | SIN_COMMUTATION_ANGLE | Sine of Commutation Angle | SIN_COMMUTATION_ANGLE Register (Offset $=4 \mathrm{B6h}$ ) [Reset $=00000000 \mathrm{~h}]$ |
| 4B8h | COS_COMMUTATION_ANGLE | Cosine of Commutation Angle | COS_COMMUTATION_ANGLE Register (Offset = 4B8h) [Reset = 00000000h] |
| 4D2h | IALPHA | IALPHA Current Register | IALPHA Register (Offset $=4 \mathrm{D} 2 \mathrm{~h})$ [Reset $=$ 00000000h] |
| 4D4h | IBETA | IBETA Current Register | IBETA Register (Offset = 4D4h) [Reset = 00000000h] |
| 4D6h | VALPHA | VALPHA Voltage Register | VALPHA Register (Offset = 4D6h) [Reset = 00000000h] |
| 4D8h | VBETA | VBETA Voltage Register | VBETA Register (Offset $=4 \mathrm{D} 8 \mathrm{~h})$ [Reset $=$ 00000000h] |

Table 7-65. ALGORITHM_VARIABLES Registers (continued)

| Offset | Acronym | Register Name | Section |
| :---: | :---: | :---: | :---: |
| 4E2h | ID | Measured d-axis Current Register | ID Register (Offset $=4 \mathrm{E} 2 \mathrm{~h})[$ Reset $=$ $00000000 \mathrm{~h}]$ |
| 4E4h | IQ | Measured q-axis Current Register | IQ Register $($ Offset $=4 \mathrm{E} 4 \mathrm{~h})[$ Reset $=$ 00000000h] |
| 4E6h | VD | VD Voltage Register | VD Register (Offset $=4 \mathrm{E} 6 \mathrm{~h})[$ Reset $=$ $00000000 \mathrm{~h}]$ |
| 4E8h | VQ | VQ Voltage Register | VQ Register (Offset $=4 \mathrm{E} 8 \mathrm{~h}$ ) [Reset $=$ 00000000h] |
| 524h | IQ_REF_ROTOR_ALIGN | Align Current Reference | IQ_REF_ROTOR_ALIGN Register (Offset = 524h) [Reset $=00000000 \mathrm{~h}$ ] |
| 53Ch | SPEED_REF_OPEN_LOOP | Open Loop Speed Register | SPEED_REF_OPEN_LOOP Register (Offset <br> = 53Ch) [Reset $=00000000 \mathrm{~h}$ ] |
| 54Ch | IQ_REF_OPEN_LOOP | Open Loop Current Reference | IQ_REF_OPEN_LOOP Register (Offset = $5 \overline{4} \mathrm{Ch})$ [Reset $=00000000 \mathrm{~h}]$ |
| 5D2h | SPEED_REF_CLOSED_LOOP | Speed Reference Register | SPEED_REF_CLOSED_LOOP Register (Offset $=5$ D2h $)$ [Reset $=00000000 \mathrm{~h}]$ |
| 604h | ID_REF_CLOSED_LOOP | Reference for Current Loop Register | $\begin{aligned} & \text { ID_REF_CLOSED_LOOP Register (Offset = } \\ & \text { 604h) [Reset }=00000000 \mathrm{~h}] \end{aligned}$ |
| 606h | IQ_REF_CLOSED_LOOP | Reference for Current Loop Register | IQ_REF_CLOSED_LOOP Register (Offset $=$ 606h) $[$ Reset $=00000000 \mathrm{~h}]$ |
| 680h | ISD_STATE | ISD State Register | ISD_STATE Register (Offset $=680 \mathrm{~h}$ ) [Reset = 0000h] |
| 68Ah | ISD_SPEED | ISD Speed Register | $\begin{gathered} \text { ISD_SPEED Register (Offset }=68 \mathrm{Ah}) \text { [Reset } \\ =00000000 \mathrm{~h}] \end{gathered}$ |
| 6BEh | IPD_STATE | IPD State Register | $\begin{gathered} \text { IPD_STATE Register (Offset }=6 B E h) \text { [Reset } \\ =0000 \mathrm{~h}] \end{gathered}$ |
| 702h | IPD_ANGLE | Calculated IPD Angle Register | IPD_ANGLE Register (Offset $=702 \mathrm{~h})$ [Reset $=00000000 \mathrm{~h}]$ |
| 748h | ED | Estimated BEMF EQ Register | ED Register (Offset $=748 \mathrm{~h})$ [Reset $=$ 00000000h] |
| 74Ah | EQ | Estimated BEMF ED Register | EQ Register (Offset $=74 \mathrm{Ah})[$ Reset $=$ $00000000 \mathrm{~h}]$ |
| 758h | SPEED_FDBK | Speed Feedback Register | SPEED_FDBK Register (Offset $=758 \mathrm{~h})$ [Reset $=00000000 \mathrm{~h}]$ |
| 75Ch | THETA_EST | Estimated rotor Position Register | THETA_EST Register (Offset $=75 \mathrm{Ch}$ ) [Reset $=00000000 \mathrm{~h}]$ |

Complex bit access types are encoded to fit into small table cells. Table 7-66 shows the codes that are used for access types in this section.

Table 7-66. Algorithm_Variables Access Type Codes

| Access Type | Code | Description |
| :--- | :--- | :--- |
| Read Type |  |  |
| $R$ | $R$ | Read |
| Reset or Default Value |  |  |
| $-n$ |  | Value after reset or the default <br> value |

MCF8315A
SLLSFP6A - DECEMBER 2022 - REVISED APRIL 2023

### 7.8.5.1 ALGORITHM_STATE Register (Offset = 190h) [Reset = 0000h]

ALGORITHM_STATE is shown in Figure 7-95 and described in Table 7-67.
Return to the Summary Table.
Current Algorithm State Register
Figure 7-95. ALGORITHM_STATE Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALGORITHM_STATE |  |  |  |  |  |  |  |
| R-Oh |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ALGORITHM_STATE |  |  |  |  |  |  |  |
| R-Oh |  |  |  |  |  |  |  |

Table 7-67. ALGORITHM_STATE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15-0 | ALGORITHM_STATE | R | Oh | ```16-bit value indicating current state of device Oh = MOTOR_IDLE 1h = MOTOR_ISD 2h = MOTOR_TRISTATE 3h = MOTOR_BRAKE_ON_START 4h = MOTOR_IPD 5h = MOTOR_SLOW_FIRST_CYCLE 6h = MOTOR_ALIGN 7h = MOTOR_OPEN_LOOP 8h = MOTOR_CLOSEDD_LOOP_UNALIGNED 9h = MOTOR_CLOSED_LOOP_ALIGNED Ah = MOTOR_CLOSED_LOOP_ACTIVE_BRAKING Bh = MOTOR_SOFT_STOP Ch = MOTOR_RECIRCULATE_STOP Dh = MOTOR_BRAKE_ON_STOP Eh = MOTOR_FAULT Fh = MOTOR_MPET_MOTOR_STOP_CHECK```  ```11h = MOTOR_MPET_MOTOR_BRAK\overline{E} 12h = MOTOR_MPET_ALGORITHM_PARAMETERS_INIT 13h = MOTOR_MPET_RL_MEASURE 14h = MOTOR_MPET_KE_MEASURE 15h = MOTOR_MPET_STÄLL_CURRENT_MEASURE 16h = MOTOR_MPET_TORQUEE_MODE 17h = MOTOR_MPET_DONE 18h = MOTOR_MPET_FAULT``` |

### 7.8.5.2 FG_SPEED_FDBK Register (Offset $=196 \mathrm{~h}$ ) [Reset $=\mathbf{0 0 0 0 0 0 0 0 \mathrm { h } ]}$

FG_SPEED_FDBK is shown in Figure 7-96 and described in Table 7-68.
Return to the Summary Table.
Speed Feedback from FG
Figure 7-96. FG_SPEED_FDBK Register


Table 7-68. FG_SPEED_FDBK Register Field Descriptions
$\left.\begin{array}{|c|l|l|l|l|}\hline \text { Bit } & \text { Field } & \text { Type } & \text { Reset } & \text { Description } \\ \hline 31-0 & \text { FG_SPEED_FDBK } & \text { R } & \text { Oh } & \begin{array}{l}\text { 32-bit value indicating estimated rotor speed estimatedSpeed = } \\ \text { (FG_SPEED_FDBK / 2 }\end{array} \text { (7)*MAXIMUM_SPEED_HZ }\end{array}\right]$

### 7.8.5.3 BUS_CURRENT Register (Offset $=\mathbf{4 1 0 h}$ ) Reset $=\mathbf{0 0 0 0 0 0 0 0 \mathrm { h } ]}$

BUS_CURRENT is shown in Figure 7-97 and described in Table 7-69.
Return to the Summary Table.
Calculated Supply Current Register
Figure 7-97. BUS_CURRENT Register


Table 7-69. BUS_CURRENT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | BUS_CURRENT | R | Oh | 32 -bit value indicating bus current iBus $=\left(\text { BUS_CURRENT } / 2^{27}\right)^{*}$ <br> Base_Current/8 |

### 7.8.5.4 PHASE_CURRENT_A Register (Offset $=\mathbf{4 4 0 h}$ ) Reset $=\mathbf{0 0 0 0 0 0 0 0 \mathrm { h } ]}$

PHASE_CURRENT_A is shown in Figure 7-98 and described in Table 7-70.
Return to the Summary Table.
Measured current on Phase A Register
Figure 7-98. PHASE_CURRENT_A Register


Table 7-70. PHASE_CURRENT_A Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | PHASE_CURRENT_A | R | Oh | 32-bit value indicating measured current on Phase A iA = <br> (PHASE_CURRENT_A / $2^{27}$ ) ${ }^{*}$ Base_Current/8 |

### 7.8.5.5 PHASE_CURRENT_B Register (Offset $=\mathbf{4 4 2 h}$ ) Reset $=\mathbf{0 0 0 0 0 0 0 0 \mathrm { h } ]}$

PHASE_CURRENT_B is shown in Figure 7-99 and described in Table 7-71.
Return to the Summary Table.
Measured current on Phase B Register
Figure 7-99. PHASE_CURRENT_B Register


Table 7-71. PHASE_CURRENT_B Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | PHASE_CURRENT_B | R | Oh | 32-bit value indicating measured current on Phase B iB = <br> (PHASE_CURRENT_B / 2 |

### 7.8.5.6 PHASE_CURRENT_C Register (Offset $=\mathbf{4 4 4 h}$ ) Reset $=\mathbf{0 0 0 0 0 0 0 0 \mathrm { h } ]}$

PHASE_CURRENT_C is shown in Figure 7-100 and described in Table 7-72.
Return to the Summary Table.
Measured current on Phase C Register
Figure 7-100. PHASE_CURRENT_C Register


Table 7-72. PHASE_CURRENT_C Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | PHASE_CURRENT_C | R | Oh | 32-bit value indicating measured current on Phase C iC = <br> (PHASE_CURRENT_C / 2 |

MCF8315A www.ti.com

### 7.8.5.7 CSA_GAIN_FEEDBACK Register (Offset $=\mathbf{4 6 8 h}$ ) [Reset $\boldsymbol{= 0 0 0 0 \mathrm { h } ]}$

CSA_GAIN_FEEDBACK is shown in Figure 7-101 and described in Table 7-73.
Return to the Summary Table.
VM Voltage Register
Figure 7-101. CSA_GAIN_FEEDBACK Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CSA_GAIN_FEEDBACK |  |  |  |  |  |  |  |
| R-Oh |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CSA_GAIN_FEEDBACK |  |  |  |  |  |  |  |
| R-Oh |  |  |  |  |  |  |  |

Table 7-73. CSA_GAIN_FEEDBACK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15-0$ | CSA_GAIN_FEEDBACK | R | Oh | 16-bit value indicating current sense gain <br> Oh = MAX_CSA_GAIN * 8 |
|  |  |  |  | $1 \mathrm{~h}=$ MAX_CSA_GAIN * 4 |
|  |  |  |  | $2 h=$ MAX_CSA_GAIN * 2 |
|  |  |  |  |  |
|  |  |  |  | MAX_CSA_GAIN * 1 |

### 7.8.5.8 VOLTAGE_GAIN_FEEDBACK Register (Offset $=\mathbf{4 7 2 h}$ ) [Reset $=\mathbf{0 0 0 0 h}]$

VOLTAGE_GAIN_FEEDBACK is shown in Figure 7-102 and described in Table 7-74.
Return to the Summary Table.
Voltage Gain Register
Figure 7-102. VOLTAGE_GAIN_FEEDBACK Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOLTAGE_GAIN_FEEDBACK |  |  |  |  |  |  |  |
| R-Oh |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| VOLTAGE_GAIN_FEEDBACK |  |  |  |  |  |  |  |
| R-Oh |  |  |  |  |  |  |  |

Table 7-74. VOLTAGE_GAIN_FEEDBACK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15-0$ | VOLTAGE_GAIN_FEEDB <br> ACK | $R$ | Oh | 16 -bit value indicating voltage gain <br> $0 \mathrm{~h}=60 \mathrm{~V}$ <br> $1 \mathrm{~h}=30 \mathrm{~V}$ <br> $2 \mathrm{~h}=15 \mathrm{~V}$ |

### 7.8.5.9 VM_VOLTAGE Register (Offset $=\mathbf{4 7 4 h}$ ) [Reset $\mathbf{= 0 0 0 0 0 0 0 0 \mathrm { h } ]}$

VM_VOLTAGE is shown in Figure 7-103 and described in Table 7-75.
Return to the Summary Table.
Supply voltage register
Figure 7-103. VM_VOLTAGE Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 1615 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VM_VOLTAGE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| R-Oh |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 7-75. VM_VOLTAGE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | VM_VOLTAGE | R | Oh | 32 -bit value indicating dc bus voltage DC Bus Voltage = <br> VM_VOLTAGE * $60 / 2^{27}$ |

### 7.8.5.10 PHASE_VOLTAGE_VA Register (Offset $=\mathbf{4 7 A h}$ ) Reset $=\mathbf{0 0 0 0 0 0 0 0 h}]$

PHASE_VOLTAGE_VA is shown in Figure 7-104 and described in Table 7-76.
Return to the Summary Table.
Phase A Voltage Register
Figure 7-104. PHASE_VOLTAGE_VA Register


Table 7-76. PHASE_VOLTAGE_VA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | PHASE_VOLTAGE_VA | R | Oh | 32-bit value indicating Phase Voltage Va during ISD Phase A voltage <br> = PHASE_VOLTAGE_VA * 60 / (sqrt(3) * $2^{27}$ ) |

### 7.8.5.11 PHASE_VOLTAGE_VB Register (Offset $=\mathbf{4 7 C h}$ ) [Reset $=\mathbf{0 0 0 0 0 0 0 0 h}]$

PHASE_VOLTAGE_VB is shown in Figure 7-105 and described in Table 7-77.
Return to the Summary Table.
Phase B Voltage Register
Figure 7-105. PHASE_VOLTAGE_VB Register


Table 7-77. PHASE_VOLTAGE_VB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | PHASE_VOLTAGE_VB | R | Oh | 32-bit value indicating Phase Voltage Vb during ISD Phase B voltage <br> = PHASE_VOLTAGE_VB * $\left.60 /(\text { sqrt }(3))^{*} 2^{27}\right)$ |

### 7.8.5.12 PHASE_VOLTAGE_VC Register (Offset $=\mathbf{4 7 E h}$ ) [Reset $=\mathbf{0 0 0 0 0 0 0 0} \mathbf{h}$ ]

PHASE_VOLTAGE_VC is shown in Figure 7-106 and described in Table 7-78.
Return to the Summary Table.
Phase C Voltage Register
Figure 7-106. PHASE_VOLTAGE_VC Register


Table 7-78. PHASE_VOLTAGE_VC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | PHASE_VOLTAGE_VC | R | Oh | 32-bit value indicating Phase Voltage Vc during ISD Phase C voltage <br> $=$ PHASE_VOLTAGE_VC * $\left.60 /(\text { sqrt }(3))^{*} 2^{27}\right)$ |

### 7.8.5.13 SIN_COMMUTATION_ANGLE Register (Offset $=\mathbf{4 B 6 h}$ ) [Reset $=\mathbf{0 0 0 0 0 0 0 0 \mathrm { h }}$ ]

SIN_COMMUTATION_ANGLE is shown in Figure 7-107 and described in Table 7-79.
Return to the Summary Table.
Sine of Commutation Angle
Figure 7-107. SIN_COMMUTATION_ANGLE Register


Table 7-79. SIN_COMMUTATION_ANGLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | SIN_COMMUTATION_AN <br> GLE | $R$ | Oh | 32-bit value indicating sine of commutation Angle <br> sinCommutationAngle $=\left(\right.$ SIN_COMMUTATION_ANGLE $\left./ 2^{27}\right)$ |

### 7.8.5.14 COS_COMMUTATION_ANGLE Register (Offset $=\mathbf{4 B 8 h}$ ) [Reset $\boldsymbol{= 0 0 0 0 0 0 0 0 \mathrm { h } ]}$

COS_COMMUTATION_ANGLE is shown in Figure 7-108 and described in Table 7-80.
Return to the Summary Table.
Cosine of Commutation Angle
Figure 7-108. COS_COMMUTATION_ANGLE Register


Table 7-80. COS_COMMUTATION_ANGLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | COS_COMMUTATION_A <br> NGLE | $R$ | Oh | 32-bit value indicating cosine of commutation Angle <br> cosCommutationAngle $=\left(\right.$ COS_COMMUTATION_ANGLE $\left./ 2^{27}\right)$ |

### 7.8.5.15 IALPHA Register (Offset $=\mathbf{4 D} 2 \mathrm{~h}$ ) [Reset $=\mathbf{0 0 0 0 0 0 0 0 \mathrm { h }}$ ]

IALPHA is shown in Figure 7-109 and described in Table 7-81.
Return to the Summary Table.
IALPHA Current Register
Figure 7-109. IALPHA Register


Table 7-81. IALPHA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | IALPHA | R | Oh | 32 -bit value indicating calculated IALPHA iAlpha $=\left(\text { IALPHA } / 2^{27}\right)^{*}$ <br> Base_Current/8 |

### 7.8.5.16 IBETA Register (Offset $=\mathbf{4 D 4 h}$ ) [Reset $=\mathbf{0 0 0 0 0 0 0 0} \mathbf{h}]$

IBETA is shown in Figure 7-110 and described in Table 7-82.
Return to the Summary Table.
IBETA Current Register
Figure 7-110. IBETA Register


Table 7-82. IBETA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | IBETA | $R$ | Oh | 32 -bit value indicating calculated IBETA iBeta $=\left(\text { IBETA } / 2^{27}\right)^{*}$ <br> Base_Current/8 |

### 7.8.5.17 VALPHA Register (Offset $=\mathbf{4 D 6 h}$ ) [Reset $=\mathbf{0 0 0 0 0 0 0 0 \mathrm { h } ]}$

VALPHA is shown in Figure 7-111 and described in Table 7-83.
Return to the Summary Table.
VALPHA Voltage Register
Figure 7-111. VALPHA Register


Table 7-83. VALPHA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | VALPHA | R | Oh | 32 -bit value indicating calculated VALPHA vAlpha $=\left(\right.$ VALPHA $\left./ 2^{27}\right)$ <br> $60 /$ sqrt $(3)$ |

### 7.8.5.18 VBETA Register (Offset $=4 \mathrm{D} 8 \mathrm{~h}$ ) [Reset $=\mathbf{0 0 0 0 0 0 0 0 \mathrm { h } ]}$

VBETA is shown in Figure 7-112 and described in Table 7-84.
Return to the Summary Table.
VBETA Voltage Register
Figure 7-112. VBETA Register


Table 7-84. VBETA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | VBETA | R | Oh | 32 -bit value indicating calculated VBETA vBeta $=\left(\right.$ VBETA $\left./ 2{ }^{27}\right) * 60 /$ <br> sqrt(3) |

### 7.8.5.19 ID Register (Offset $=\mathbf{4 E 2 h}$ ) [Reset $=\mathbf{0 0 0 0 0 0 0 0 \mathrm { h } ]}$

ID is shown in Figure 7-113 and described in Table 7-85.
Return to the Summary Table.
Measured d-axis Current Register
Figure 7-113. ID Register


Table 7-85. ID Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | ID | R | Oh | 32-bit value indicating estimated Id id $=\left(\right.$ ID $\left./ 2^{27}\right)$ * Base_Current/8 |

### 7.8.5.20 IQ Register (Offset $=4 \mathrm{E} 4 \mathrm{~h}$ ) $[$ Reset $=\mathbf{0 0 0 0 0 0 0 0 \mathrm { h } ]}$

IQ is shown in Figure 7-114 and described in Table 7-86.
Return to the Summary Table.
Measured q-axis Current Register
Figure 7-114. IQ Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Q |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| R-Oh |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 7-86. IQ Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | IQ | R | Oh | 32-bit value indicating estimated Iq iq $=\left(\mathrm{IQ} / 2^{27}\right)$ * Base_Current/8 |

### 7.8.5.21 VD Register (Offset $=\mathbf{4 E 6 h}$ ) [Reset $=\mathbf{0 0 0 0 0 0 0 0} \mathbf{h}]$

VD is shown in Figure 7-115 and described in Table 7-87.
Return to the Summary Table.
VD Voltage Register
Figure 7-115. VD Register


Table 7-87. VD Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | VD | $R$ | Oh | 32 -bit value indicating applied $\mathrm{Vd} \mathrm{vd}=\left(\mathrm{VD} / 2^{27}\right)^{*} 60 /$ sqrt(3) |

### 7.8.5.22 VQ Register (Offset $=\mathbf{4 E 8 h}$ ) [Reset $=\mathbf{0 0 0 0 0 0 0 0 \mathrm { h } ]}$

VQ is shown in Figure 7-116 and described in Table 7-88.
Return to the Summary Table.
VQ Voltage Register
Figure 7-116. VQ Register


Table 7-88. VQ Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | VQ | R | Oh | 32 -bit value indicating applied $\mathrm{Vq} \mathrm{vq}=\left(\mathrm{VQ} / 2^{27}\right)^{*} 60 /$ sqrt(3) |

### 7.8.5.23 IQ_REF_ROTOR_ALIGN Register (Offset = 524h) [Reset $=\mathbf{0 0 0 0 0 0 0 0 h}]$

IQ_REF_ROTOR_ALIGN is shown in Figure 7-117 and described in Table 7-89.
Return to the Summary Table.
Align Current Reference
Figure 7-117. IQ_REF_ROTOR_ALIGN Register


Table 7-89. IQ_REF_ROTOR_ALIGN Register Field Descriptions
$\left.\begin{array}{|c|l|l|l|l|}\hline \text { Bit } & \text { Field } & \text { Type } & \text { Reset } & \text { Description } \\ \hline 31-0 & \text { IQ_REF_ROTOR_ALIGN } & \text { R } & \text { Oh } & \left.\begin{array}{l}\text { 32-bit value indicating Align Current Reference iqRefRotorAlign = } \\ \text { (IQ_REF_ROTOR_ALIGN / 2 }\end{array} \text { 27 }\right)^{*} \text { Base_Current/8 }\end{array}\right]$

### 7.8.5.24 SPEED_REF_OPEN_LOOP Register (Offset = 53Ch) [Reset = 00000000h]

SPEED_REF_OPEN_LOOP is shown in Figure 7-118 and described in Table 7-90.
Return to the Summary Table.
Speed at which motor transitions to close loop
Figure 7-118. SPEED_REF_OPEN_LOOP Register


Table 7-90. SPEED_REF_OPEN_LOOP Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | SPEED_REF_OPEN_LO <br> OP | R | Oh | 32-bit value indicating Open Loop Speed openLoopSpeedRef = <br> (SPEED_REF_OPEN_LOOP $\left./ 2^{27}\right)^{*}$ max_Speed- In Hz |

### 7.8.5.25 IQ_REF_OPEN_LOOP Register (Offset = 54Ch) [Reset $=00000000 \mathrm{~h}]$

IQ_REF_OPEN_LOOP is shown in Figure 7-119 and described in Table 7-91.
Return to the Summary Table.
Open Loop Current Reference
Figure 7-119. IQ_REF_OPEN_LOOP Register


Table 7-91. IQ_REF_OPEN_LOOP Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | IQ_REF_OPEN_LOOP | R | Oh | 32-bit value indicating Open Loop Current Reference <br> iqRefOpenLoop = (IQ_REF_OPEN_LOOP $/ 2^{27}$ ) * Base_Current/8 |

### 7.8.5.26 SPEED_REF_CLOSED_LOOP Register (Offset $=\mathbf{5 D 2 h}$ ) [Reset $=\mathbf{0 0 0 0 0 0 0 0 h}]$

SPEED_REF_CLOSED_LOOP is shown in Figure 7-120 and described in Table 7-92.
Return to the Summary Table.
Speed Reference Register
Figure 7-120. SPEED_REF_CLOSED_LOOP Register


Table 7-92. SPEED_REF_CLOSED_LOOP Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | SPEED_REF_CLOSED_L <br> OOP | R | Oh | 32-bit value indicating reference for speed loop Speed Reference <br> in closed loop $(\mathrm{Hz})=($ SPEED_REF_CLOSED_LOOP/ 2 <br> max_Speed- $\ln \mathrm{Hz}$ |

### 7.8.5.27 ID_REF_CLOSED_LOOP Register (Offset $=\mathbf{6 0 4 h}$ ) [Reset $=\mathbf{0 0 0 0 0 0 0 0 h}]$

ID_REF_CLOSED_LOOP is shown in Figure 7-121 and described in Table 7-93.
Return to the Summary Table.
Reference for Current Loop Register
Figure 7-121. ID_REF_CLOSED_LOOP Register


Table 7-93. ID_REF_CLOSED_LOOP Register Field Descriptions
$\left.\begin{array}{|c|l|l|l|l|}\hline \text { Bit } & \text { Field } & \text { Type } & \text { Reset } & \text { Description } \\ \hline 31-0 & \text { ID_REF_CLOSED_LOOP } & \text { R } & \text { Oh } & \begin{array}{l}\text { 32-bit value indicating Id_ref for flux loop idRefClosedLoop = } \\ \left(I D \_R E F \_C L O S E D \_L O O P ~ / ~ 27 ~\right.\end{array} \text { ) Base_Current/8 }\end{array}\right]$

### 7.8.5.28 IQ_REF_CLOSED_LOOP Register (Offset = 606h) [Reset $=\mathbf{0 0 0 0 0 0 0 0} \mathbf{~}]$

IQ_REF_CLOSED_LOOP is shown in Figure 7-122 and described in Table 7-94.
Return to the Summary Table.
Reference for Current Loop Register
Figure 7-122. IQ_REF_CLOSED_LOOP Register


Table 7-94. IQ_REF_CLOSED_LOOP Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | IQ_REF_CLOSED_LOOP | R | Oh | 32-bit value indicating Iq_ref for torque loop iqRefClosedLoop = <br> $($ (IQ_REF_CLOSED_LOOP / 2 |

MCF8315A www.ti.com
SLLSFP6A - DECEMBER 2022 - REVISED APRIL 2023

### 7.8.5.29 ISD_STATE Register (Offset $=\mathbf{6 8 0 h}$ ) [Reset $=\mathbf{0 0 0 0 h}]$

ISD_STATE is shown in Figure 7-123 and described in Table 7-95.
Return to the Summary Table.
ISD state Register
Figure 7-123. ISD_STATE Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ISD_STATE |  |  |  |  |  |  |  |
| R-Oh |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ISD_STATE |  |  |  |  |  |  |  |
| R-Oh |  |  |  |  |  |  |  |

Table 7-95. ISD_STATE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15-0$ | ISD_STATE | R | Oh | 16-bit value indicating current ISD state <br> Oh = ISD_INIT |
|  |  |  |  | 1h = ISD_MOTOR_STOP_CHECK <br> 2h = ISD_MOTOR_DIRECTION_CHECK |
|  |  |  |  | 3h = ISD_COMPLETE <br> 4h $=$ ISD_FAULT |

### 7.8.5.30 ISD_SPEED Register (Offset $=\mathbf{6 8 A h}$ ) [Reset $=\mathbf{0 0 0 0 0 0 0 0 h}]$

ISD_SPEED is shown in Figure 7-124 and described in Table 7-96.
Return to the Summary Table.
ISD Speed Register
Figure 7-124. ISD_SPEED Register


Table 7-96. ISD_SPEED Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | ISD_SPEED | $R$ | Oh | 32 -bit value indicating calculated speed during ISD state isdSpeed = <br> $\left(\text { ISD_SPEED } / 2^{27}\right)^{*}$ max_Speed- $\ln \mathrm{Hz}$ |

MCF8315A

### 7.8.5.31 IPD_STATE Register (Offset $=\mathbf{6 B E h}$ ) [Reset $=0000 \mathrm{~h}]$

IPD_STATE is shown in Figure 7-125 and described in Table 7-97.
Return to the Summary Table.
IPD state Register
Figure 7-125. IPD_STATE Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IPD_STATE |  |  |  |  |  |  |  |
| R-Oh |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| IPD_STATE |  |  |  |  |  |  |  |
| R-Oh |  |  |  |  |  |  |  |

Table 7-97. IPD_STATE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15-0 | IPD_STATE | R | Oh |  |

### 7.8.5.32 IPD_ANGLE Register (Offset $\boldsymbol{= 7 0 2 \mathrm { h }}$ [Reset $\mathbf{= 0 0 0 0 0 0 0 0 \mathrm { h } ]}$

IPD_ANGLE is shown in Figure 7-126 and described in Table 7-98.
Return to the Summary Table.
Calculated IPD Angle Register
Figure 7-126. IPD_ANGLE Register


Table 7-98. IPD_ANGLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | IPD_ANGLE | R | Oh | 32-bit value indicating measured IPD angle ipdAngle $=$ <br> $\left(\right.$ IPD_ANGLE $\left./ 2^{27}\right) * 360($ Degree $)$ |

### 7.8.5.33 ED Register (Offset $=\mathbf{7 4 8}$ ) [Reset $=\mathbf{0 0 0 0 0 0 0 0} \mathbf{~}]$

ED is shown in Figure 7-127 and described in Table 7-99.
Return to the Summary Table.
Estimated BEMF EQ Register
Figure 7-127. ED Register


Table 7-99. ED Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | ED | R | Oh | 32 -bit value indicating estimated ED Ed $=\left(\right.$ ED $\left./ 2^{27}\right) * 60 /$ sqrt(3) |

### 7.8.5.34 EQ Register $($ Offset $=74 \mathrm{Ah})[$ Reset $=\mathbf{0 0 0 0 0 0 0 0 \mathrm { h } ]}$

EQ is shown in Figure 7-128 and described in Table 7-100.
Return to the Summary Table.
Estimated BEMF ED Register
Figure 7-128. EQ Register


Table 7-100. EQ Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | EQ | $R$ | Oh | 32 -bit value indicating estimated EQ Eq $=\left(\mathrm{EQ} / 2^{27}\right) * 60 /$ sqrt(3) |

### 7.8.5.35 SPEED_FDBK Register (Offset $=\mathbf{7 5 8 h}$ ) [Reset $=\mathbf{0 0 0 0 0 0 0 0 \mathrm { h }}$ ]

SPEED_FDBK is shown in Figure 7-129 and described in Table 7-101.
Return to the Summary Table.
Speed Feedback Register
Figure 7-129. SPEED_FDBK Register


Table 7-101. SPEED_FDBK Register Field Descriptions
$\left.\begin{array}{|c|l|l|l|l|}\hline \text { Bit } & \text { Field } & \text { Type } & \text { Reset } & \text { Description } \\ \hline 31-0 & \text { SPEED_FDBK } & \text { R } & \text { Oh } & \left.\begin{array}{l}\text { 32-bit value indicating estimated rotor speed estimatedSpeed = } \\ \text { (SPEED_FDBK / 2 } 27\end{array}\right) * \text { MAXIMUM_SPEED_HZ }\end{array}\right]$.

### 7.8.5.36 THETA_EST Register (Offset $\boldsymbol{=} \mathbf{7 5 C h}$ ) [Reset $=\mathbf{0 0 0 0 0 0 0 0 \mathrm { h } ]}$

THETA_EST is shown in Figure 7-130 and described in Table 7-102.
Return to the Summary Table.
Estimated rotor Position Register
Figure 7-130. THETA_EST Register


Table 7-102. THETA_EST Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $31-0$ | THETA_EST | R | Oh | 32-bit value indicating estimated rotor angle estimatedAngle $=$ <br> $\left(\right.$ THETA_EST $\left./ 2^{27}\right) * 360$ (Degree) |

## 8 Application and Implementation

## Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. Tl's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The MCF8315A device is used in sensorless 3-phase BLDC motor control. The driver provides a high performance, high-reliability, flexible solution for appliances, fans, pumps, residential and living fans, seat cooling fans, automotive fans and blowers. The following section shows a common application of the MCF8315A device.

### 8.2 Typical Applications

Figure 8-1 shows the typical schematic of MCF8315A


Figure 8-1. Example Application Schematic
Table 8-1 lists the recommended values of the external components for MCF8315A.
Table 8-1. MCF8315A External Components

| COMPONENTS | PIN 1 | PIN 2 | RECOMMENDED |
| :---: | :---: | :---: | :---: |
| $C_{V M 1}$ | VM | PGND | X5R or X7R, $0.1-\mu \mathrm{F}, \mathrm{TI}$ recommends a capacitor <br> voltage rating at least twice the normal operating <br> voltage of the device |
| $\mathrm{C}_{\mathrm{VM} 2}$ | VM | PGND | $\geq 10-\mu \mathrm{F}, \mathrm{TI}$ recommends a capacitor voltage rating at <br> least twice the normal operating voltage of the device |
| $\mathrm{C}_{\mathrm{CP}}$ | CP | VM | X5R or X7R, 16-V, $1-\mu \mathrm{F}$ capacitor |

MCF8315A

Table 8-1. MCF8315A External Components (continued)

| COMPONENTS | PIN 1 | PIN 2 | RECOMMENDED |
| :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {FLY }}$ | CPH | CPL | X5R or X7R, 47-nF, TI recommends a capacitor voltage rating at least twice the normal operating voltage of the pin |
| $\mathrm{C}_{\text {AVDD }}$ | AVDD | AGND | X5R or X7R, $1-\mu \mathrm{F}, \geq 6.3-\mathrm{V}$. In order for AVDD to accurately regulate output voltage, capacitor should have effective capacitance between $0.7-\mu \mathrm{F}$ to $1.3-\mu \mathrm{F}$ at 3.3-V across operating temperature. |
| $\mathrm{C}_{\text {DVDD }}$ | DVDD | DGND | X5R or X7R, $2.2-\mu F, \geq 6.3-\mathrm{V}$. In order for DVDD to accurately regulate output voltage, capacitor should have effective capacitance between $1.1-\mu \mathrm{F}$ to $2.5-\mu \mathrm{F}$ at $1.5-\mathrm{V}$ across operating temperature. |
| $\mathrm{C}_{\text {BK }}$ | FB_BK | GND_BK | X5R or X7R, buck-output rated capacitor |
| $L_{B K}$ | SW_BK | FB_BK | Buck-output inductor |
| $\mathrm{R}_{\mathrm{FG}}$ | 1.8 to 5-V Supply | FG | 5.1-k , Pull-up resistor |
| $\mathrm{R}_{\text {nfaULT }}$ | 1.8 to 5-V Supply | nFAULT | $5.1-\mathrm{k} \Omega$, Pull-up resistor |
| $\mathrm{R}_{\text {SDA }}$ | 1.8 to 3.3-V Supply | SDA | 5.1 -k , Pull-up resistor |
| $\mathrm{R}_{\text {SCL }}$ | 1.8 to 3.3-V Supply | SCL | 5.1 -k , Pull-up resistor |

Recommended application range for MCF8315A is shown in Table 8-2.
Table 8-2. Recommended Application Range

| Parameter | Min | Max | Unit |
| :--- | :--- | :--- | :--- |
| Motor voltage | 4.5 | 35 | V |
| Back-EMF constant (see Section 7.3.12.3) | 0.6 | 2000 | $\mathrm{mV} / \mathrm{Hz}$ |
| Motor resistance (see Section 7.3.12.1) | 0.006 | 20 | $\Omega$ |
| Motor inductance (see Section 7.3.12.2) | 0.006 | 20 | mH |
| Motor electrical speed | - | 1500 | Hz |
| Peak motor phase current | - | 4 | A |

Default EEPROM configuration for MCF8315A is listed in Table 8-3. Default values are chosen for reliable motor start-up and closed loop operation. Refer to MCF8315A tuning guide which provides step by step procedure to tune a 3-phase BLDC motor in closed loop, conform to use-case and explore features in the device.

Table 8-3. Recommended Default Values

| Address Name | Address | Recommended Value |
| :---: | :---: | :---: |
| ISD_CONFIG | 0x00000080 | 0x64738C20 |
| REV_DRIVE_CONFIG | 0x00000082 | 0x28200000 |
| MOTOR_STARTUP1 | 0x00000084 | 0x0B6807D0 |
| MOTOR_STARTUP2 | 0x00000086 | 0x2306600C |
| CLOSED_LOOP1 | 0x00000088 | 0x0D3201B4 |
| CLOSED_LOOP2 | 0x0000008A | 0x0BAD0000 |
| CLOSED_LOOP3 | 0x0000008C | 0x00000000 |
| CLOSED_LOOP4 | 0x0000008E | 0x00000000 |
| SPEED_PROFILES1 | 0x00000094 | 0x00000000 |
| SPEED_PROFILES2 | 0x00000096 | 0x00000000 |
| SPEED_PROFILES3 | 0x00000098 | 0x00000000 |
| SPEED_PROFILES4 | 0x0000009A | 0x000D0000 |
| SPEED_PROFILES5 | 0x0000009C | 0x00000000 |
| SPEED_PROFILES6 | 0x0000009E | 0x00000000 |
| FAULT_CONFIG1 | 0x00000090 | 0x3EC80106 |

Table 8-3. Recommended Default Values (continued)

| Address Name | Address | Recommended Value |
| :---: | :---: | :---: |
| FAULT_CONFIG2 | 0x00000092 | 0x70D00888 |
| PIN_CONFIG | 0x000000A4 | 0x00000000 |
| DEVICE_CONFIG1 | 0x000000A6 | 0x00101462 |
| DEVICE_CONFIG2 | 0x000000A8 | 0x4000F00F |
| PERI_CONFIG1 | 0x000000AA | 0x41C05F00 |
| GD_CONFIG1 | 0x000000AC | 0x1C450100 |
| GD_CONFIG2 | 0x000000AE | 0x00200000 |
| INT_ALGO_1 | 0x000000A0 | 0x2433407D |
| INT_ALGO_2 | 0x000000A2 | 0x000001A7 |

Once the device EEPROM is programmed with the desired configuration, device can be operated stand-alone and $I^{2} \mathrm{C}$ serial interface is not required anymore. Speed can be commanded using SPEED pin.
Below are the two essential parameters that are required to spin the motor in closed loop.

1. Maximum motor speed.
2. Current limit for torque PI loop.

### 8.2.1 Speed Input before VM Power-up

TI recommends adding a 200-ms delay after VM power-up or device wake-up (from sleep mode) before giving a speed command over SPEED pin or $\mathrm{I}^{2} \mathrm{C}$ interface. In applications wherein a non-zero speed command is applied before VM is powered up, adding a circuit (red box in Figure 8-2) to introduce a 200 -ms delay will ensure optimal motor start-up performance.


Figure 8-2. Delay circuit when speed command applied before VM power-up
$\mathrm{R}, \mathrm{C}$ values in the delay circuit ( $470-\mathrm{k} \Omega, 47-\mathrm{k} \Omega, 2.2-\mu \mathrm{F}$ ) are designed to ensure the divided down voltage at the AND gate input is $>\mathrm{V}_{\mathrm{IH}}$ at lowest operating value of VM while also ensuring the divided down voltage does not exceed the maximum allowable voltage at the AND gate input at highest operating VM. R, C values should also be designed to provide at least 200 -ms delay to reach $\mathrm{V}_{\mathrm{IH}}$ at lowest operating value of VM .

### 8.2.2 Application Curves

### 8.2.2.1 Motor startup

Figure 8-3 shows the FG waveform and the phase current waveform at different motor operations.


Figure 8-3. Motor Startup - FG and Phase current

### 8.2.2.2 MPET

Figure 8-4 shows the phase current waveform during motor parameter measurement. Figure 8-5 shows the IPD current waveform during R, L and Ke measurement. Bottom half of Figure 8-5 shows the IPD current waveform during $R$ and $L$ measurement. $R$ is measured during the rising of phase current and $L$ is measured during the falling of phase current. After $R$ and $L$ measurement, motor spins in open loop. Once the speed reaches MPET open loop speed reference [MPET_OPEN_LOOP_SPEED_REF], motor is coasted. BEMF voltage of all three phases are measured and Ke is calculated.


Figure 8-4. MPET - Phase current


Figure 8-5. IPD current waveform during Rand L measurement

### 8.2.2.3 Dead time compensation

Figure 8-6 shows the phase current waveform when dead time compensation is disabled. Fundamental frequency of phase current is 40 Hz . Fast Fourier transform (FFT) of phase current plot shows harmonics at

160 Hz and 220 Hz . Figure 8-7 shows the phase current waveform when dead time compensation is enabled. Phase current looks more sinusoidal and the FFT of phase current plot does not have any harmonics.


Figure 8-6. Phase current and FFT - Dead time compensation disabled


Figure 8-7. Phase current and FFT - Dead time compensation enabled

### 8.2.2.4 Auto handoff

Figure 8-8 shows the auto handoff feature in MCF8315A where the motor transitions seamlessly from open loop to closed loop.


Figure 8-8. Auto-handoff

### 8.2.2.5 Motor stop - recirculation mode

Figure 8-9 shows the supply voltage and phase current waveform after stopping the motor. Recirculation mode in MCF8315A prevents the supply voltage from overshoots.


Figure 8-9. Motor stop - recirculation mode

### 8.2.2.6 Anti voltage surge (AVS)

When motor speed decelerates at a very high deceleration rate, mechanical energy from the motor returns to the power supply which could result in pumping up the supply voltage, VM. Figure $8-10$ shows overshoot in power supply voltage when AVS is disabled. Motor decelerates from $100 \%$ duty cycle to $10 \%$ duty cycle at a deceleration rate of $70,000 \mathrm{~Hz} / \mathrm{sec}$. Figure $8-11$ shows no overshoot in power supply voltage when AVS is enabled.


Figure 8-10. Power supply voltage and phase current waveform when AVS is disabled


Figure 8-11. Power supply voltage and phase current waveform when AVS is enabled

### 8.2.2.7 Real time variable tracking using DACOUT

MCF8315A has two 12-bit DAC which outputs analog voltage equivalent of digital variables on DACOUT1 and DACOUT2 pins with resolution of 12 bits and max voltage of 3 V . Signals available on DACOUT pins can be used for tuning speed controller or other driver configuration or bus current monitoring. Check algorithm variable registers in datasheet for list of all algorithm variables.

The addresses for variables for DACOUT1 and DACOUT2 are configured using register bits DACOUT1_VAR_ADDR and DACOUT2_VAR_ADDR. This is useful in applications which require tracking algorithm variables in real time without having any delay from the communication bus. Pin 37 and 38 should be configured as DACOUT1 and DACOUT2.

For example, if the user wants to read phase A current from pin 37, configure pin 37 as DACOUT1 and program the phase A current register address ( $0 \times 00000440$ ) in Hex in [DACOUT1_VAR_ADDR]. If the user wants to read estimated rotor angle from pin 38, configure pin 38 as DACOUT2 and program the estimated rotor angle register address ( $0 \times 00000736$ ) in Hex in [DACOUT2_VAR_ADDR].
Figure $8-12$ shows the outputs of DACOUT1 and DACOUT2. DACOUT1 is configured to read phase A current and DACOUT2 is configured to read estimated rotor angle.


Figure 8-12. DACOUT1 and DACOUT2

## 9 Power Supply Recommendations

### 9.1 Bulk Capacitance

Having an appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- The highest current required by the motor system
- The capacitance and current capability of the power supply
- The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple
- The type of motor used (brushed DC, brushless DC, stepper)
- The motor braking method

The inductance between the power supply and the motor drive system limits the rate at which current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in VM voltage. When adequate bulk capacitance is used, the VM voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate bulk capacitor.


Figure 9-1. Example Setup of Motor Drive System With External Power Supply
The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.

## 10 Layout

### 10.1 Layout Guidelines

The bulk capacitor should be placed to minimize the distance of the high-current path through the motor driver device. The connecting metal trace widths should be as wide as possible, and numerous vias should be used when connecting PCB layers. These practices minimize parasitic inductance and allow the bulk capacitor to deliver high current.
Small-value capacitors should be ceramic, and placed closely to device pins.
The high-current device outputs should use wide metal traces.
To reduce noise coupling and EMI interference from large transient currents into small-current signal paths, grounding should be partitioned between PGND and AGND. TI recommends connecting all non-power stage circuitry (including the thermal pad) to AGND to reduce parasitic effects and improve power dissipation from the device. Optionally, GND_BK can be split. Ensure grounds are connected through net-ties or wide resistors to reduce voltage offsets and maintain gate driver performance.

The device thermal pad should be soldered to the PCB top-layer ground plane. Multiple vias should be used to connect to a large bottom-layer ground plane. The use of large metal planes and multiple vias helps dissipate the $\mathrm{I}^{2} \times \mathrm{R}_{\mathrm{DS}(\text { on) }}$ heat that is generated in the device.
To improve thermal performance, maximize the ground area that is connected to the thermal pad ground across all possible layers of the PCB. Using thick copper pours can lower the junction-to-air thermal resistance and improve thermal dissipation from the die surface.
Separate the SW_BK and FB_BK traces with ground separation to reduce buck switching from coupling as noise into the buck outer feedback loop. Widen the FB_BK trace as much as possible to allow for faster load switching.
Figure 10-1 shows a layout example for the MCF8315A. Also, for layout example, refer to MCF8315A EVM.

### 10.2 Layout Example



Figure 10-1. Recommended Layout Example

### 10.3 Thermal Considerations

The MCF8315A has thermal shutdown (TSD) as previously described. A die temperature in excess of $150^{\circ} \mathrm{C}$ (minimally) disables the device until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

### 10.3.1 Power Dissipation

The power dissipated in the output FET resistance ( $\mathrm{R}_{\mathrm{DS}(\text { on })}$ ) dominates power dissipation in MCF8315A.
At start-up and fault conditions, the FET current is much higher than normal operating FET current; remember to take these peak currents and their duration into consideration.
The total device power dissipation is the power dissipated in each of the three half-bridges added together along with standby power, LDO and buck regulator losses.

The maximum amount of power that the device can dissipate depends on ambient temperature and heatsinking.
Note that $\mathrm{R}_{\mathrm{DS}(\text { on })}$ increases with temperature, so as the device heats, the power dissipation increases. Take this into consideration when sizing the heatsink.

A summary of equations for calculating each loss is shown below in Table 10-1.
Table 10-1. Power Losses for MCF8315A

| Loss type | MCF8315A |
| :---: | :---: |
| Standby power | $\mathrm{P}_{\text {standby }}=$ VM $\times \mathrm{I}_{\mathrm{VM}}^{-}$TA |
| LDO | $\begin{aligned} & P_{\text {LDO }}=\left(V M-V_{\text {AVDD }}\right) \times I_{\text {AVDD }}, \text { if BUCK_PS_DIS }=1 \mathrm{~b} \\ & P_{\text {LDO }}=\left(V_{\text {BK }}-V_{\text {AVDD }}\right) \times I_{\text {AVDD }} \text {, if BUCK_PS_DIS }=0 \mathrm{~b} \end{aligned}$ |
| FET conduction | $\mathrm{P}_{\text {CON }}=3 \times\left(\mathrm{I}_{\text {RMS (FOC) }}\right)^{2} \times \mathrm{R}_{\mathrm{ds}, \mathrm{on}(\mathrm{TA})}$ |
| FET switching | $\mathrm{P}_{\text {SW }}=3 \times \mathrm{l}_{\text {PK(FOC) }} \times \mathrm{V}_{\text {PK(FOC) }} \times \mathrm{t}_{\text {rise/fall }} \times \mathrm{f}_{\text {PWM }}$ |
| Diode | $\mathrm{P}_{\text {diode }}=3 \times \mathrm{l}_{\text {PK(FOC) }} \times \mathrm{V}_{\text {diode }} \times \mathrm{t}_{\text {dead }} \times \mathrm{f}_{\text {PWM }}$ |
| Buck | $\mathrm{P}_{\mathrm{BK}}=0.11 \times \mathrm{V}_{\mathrm{BK}} \times \mathrm{I}_{\mathrm{BK}}\left(\eta_{\mathrm{BK}}=90 \%\right)$ |

## 11 Device and Documentation Support

### 11.1 Support Resources

TI E2E ${ }^{\text {TM }}$ support forums are an engineer's go-to source for fast, verified answers and design help - straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 11.2 Trademarks

TI E2E ${ }^{\text {TM }}$ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

### 11.3 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.4 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the mostcurrent data available for the designated device. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

InSTRUMENTS

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MCF8315A1VRGFR | ACTIVE | VQFN | RGF | 40 | 3000 | RoHS \& Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | $\begin{aligned} & \text { MCF83 } \\ & \text { 15A1V } \end{aligned}$ | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. Tl may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000 \mathrm{ppm}$ threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :---: | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MCF8315A1VRGFR | VQFN | RGF | 40 | 3000 | 330.0 | 16.4 | 5.25 | 7.25 | 1.45 | 8.0 | 16.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MCF8315A1VRGFR | VQFN | RGF | 40 | 3000 | 367.0 | 367.0 | 35.0 |

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.


NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.


NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated

