

NC 1 14 Vcc
NC 2 13 MR2
NC 3 12 MR1
Q2 4 11 CP1
Q1 5 10 CP0
NC 6 9 Q0
GND 7 8 Q3


CONNECTION DIAGRAM
PINOUT A

DESCRIPTION— The '293 is a 4-stage ripple counter containing a high speed flip-flop acting as a divide-by-two and three flip-flops acting as a divide-by-eight. HIGH signals on the Master Reset (MR) inputs override the clocks and force all outputs to the LOW state. The '293 is the same circuit as the '93 except that it has corner power pins and is therefore recommended for new designs. For detail specifications, truth tables and functional description, please refer to the '93 data sheet.

ORDERING CODE: See Section 9

PKGS	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE		
		$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$			
Plastic DIP (P)	Α	74293PC, 74LS293PC		9A		
Ceramic DIP (D)	А	74293DC, 74LS293DC	54293DM, 54LS293DM	6A		
Flatpak (F)	А	74293FC, 74LS293FC	54293FM, 54LS293FM	31		

LOGIC SYMBOL



V_{CC} = Pin 14 GND = Pin 7 NC = Pins 1, 2, 3, 6

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
CP ₀	÷2 Section Clock Input (Active Falling Edge)	2.0/2.0	1.0/1.5
C P₁	÷8 Section Clock Input (Active Falling Edge)	2.0/2.0	1.0/1.0
MR ₁ , MR ₂	Asynchronous Master Reset Inputs (Active HIGH)	1.0/1.0	0.5/0.25
Q ₀	÷2 Flip-flop Output*	20/10	10/5.0 (2.5)
Q ₁ — Q ₃	÷8 Flip-flop Outputs	20/10	10/5.0 (2.5)

^{*}The Q_0 output is guaranteed to drive the full rated fan-out plus the \overline{CP}_1 input.