

MM54HC109A/MM74HC109A

Dual J-K Flip-Flops with Preset and Clear

General Description

These J-K FLIP-FLOPS utilize advanced silicon-gate CMOS technology to achieve the low power consumption and high noise immunity of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads.


Each flip flop has independent J, K PRESET, CLEAR and CLOCK inputs and Q and \bar{Q} outputs. These devices are edge sensitive to the clock input and change state on the positive going transition of the clock pulse. Clear and preset are independent of the clock and accomplished by a low logic level on the corresponding input.

The 54HC/74HC logic family is functionally as well as pin-out compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

Features

- Typical propagation delay: 20 ns
- Wide operating voltage range: 2–6V
- Low input current: 1 μ A maximum
- Low quiescent current: 40 μ A maximum (74HC Series)
- Output drive capability: 10 LS-TTL loads

Connection Diagram



TL/F/5306-1

Order Number MM54HC109A* or MM74HC109A*

*Please look into Section 8, Appendix D for availability of various package types.

3

Function Table

Inputs					Outputs	
PR	CLR	CLK	J	K	Q	\bar{Q}
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	↑	L	L	L	H
H	H	↑	H	L	TOGGLE	
H	H	↑	L	H	Q0	$\bar{Q}0$
H	H	↑	H	H	H	L
H	H	L	X	X	Q0	$\bar{Q}0$

*This is an unstable condition, and is not guaranteed.

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	-0.5 to +7.0V
DC Input Voltage (V_{IN})	-1.5 to $V_{CC} + 1.5V$
DC Output Voltage (V_{OUT})	-0.5 to $V_{CC} + 0.5V$
Clamp Diode Current (I_{IK}, I_{OK})	$\pm 20\text{ mA}$
DC Output Current, per pin (I_{OUT})	$\pm 25\text{ mA}$
DC V_{CC} or GND Current, per pin (I_{CC})	$\pm 50\text{ mA}$
Storage Temperature Range (T_{STG})	-65°C to +150°C
Power Dissipation (P_D) (Note 3)	600 mW
S.O. Package only	500 mW
Lead Temp. (T_L) (Soldering 10 seconds)	260°C

Operating Conditions

	Min	Max	Units
Supply Voltage (V_{CC})	2	6	V
DC Input or Output Voltage (V_{IN}, V_{OUT})	0	V_{CC}	V
Operating Temp. Range (T_A)			
MM74HC	-40	+85	°C
MM54HC	-55	+125	°C
Input Rise or Fall Times (t_r, t_f)			
$V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns

DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	V_{CC}	$T_A = 25^\circ\text{C}$		74HC	54HC	Units
				Typ	Guaranteed Limits			
V_{IH}	Minimum High Level Input Voltage		2.0V	1.5	1.5		1.5	V
			4.5V	3.15	3.15		3.15	V
			6.0V	4.2	4.2		4.2	V
V_{IL}	Maximum Low Level Input Voltage**		2.0V	0.5	0.5		0.5	V
			4.5V	1.35	1.35		1.35	V
			6.0V	1.8	1.8		1.8	V
V_{OH}	Minimum High Level Output Voltage	$V_{IN} = V_{IH}$ or V_{IL} $ I_{OUT} \leq 20\text{ }\mu\text{A}$	2.0V	2.0	1.9	1.9	1.9	V
			4.5V	4.5	4.4	4.4	4.4	V
			6.0V	6.0	5.9	5.9	5.9	V
V_{OL}	Maximum Low Level Output Voltage	$V_{IN} = V_{IH}$ or V_{IL} $ I_{OUT} \leq 4.0\text{ mA}$ $ I_{OUT} \leq 5.2\text{ mA}$	4.5V	3.98	3.84		3.7	V
			6.0V	5.48	5.34		5.2	V
I_{IN}	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	2.0V	0	0.1	0.1	0.1	V
			4.5V	0	0.1	0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	V
I_{CC}	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND	4.5V	0.26	0.33		0.4	V
		$I_{OUT} = 0\text{ }\mu\text{A}$	6.0V	0.26	0.33		0.4	V
			6.0V					

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C.

Note 4: For a power supply of 5V ± 10% the worst case output voltages (V_{OH} , and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at $V_{CC} = 5.5V$ and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN} , I_{CC} , and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

** V_{IL} limits are currently tested at 20% of V_{CC} . The above V_{IL} specification (30% of V_{CC}) will be implemented no later than Q1, CY'89.

AC Electrical Characteristics $V_{CC} = 5V$, $T_A = 25^\circ C$, $C_L = 15 \text{ pF}$, $t_r = t_f = 6 \text{ ns}$

Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units
f_{MAX}	Maximum Operating Frequency		50	30	MHz
t_{PHL}, t_{PLH}	Maximum Propagation Delay, Clock to Q or \bar{Q}		16	30	ns
t_{PHL}, t_{PLH}	Maximum Propagation Delay, Preset or Clear to Q or \bar{Q}		21	42	ns
t_{REM}	Minimum Removal Time, Preset or Clear to Clock			5	ns
t_S	Minimum Setup Time, J or \bar{K} to Clock			20	ns
t_H	Minimum Hold Time, J or \bar{K} to Clock			0	ns
t_W	Minimum Pulse Width: Preset, Clear or Clock		9	16	ns

AC Electrical Characteristics $C_L = 50 \text{ pF}$, $t_r = t_f = 6 \text{ ns}$ (unless otherwise specified)

Symbol	Parameter	Conditions	V _{CC}	74HC		54HC	Units
				Typ	Guaranteed Limits		
f_{MAX}	Maximum Operating Frequency		2.0V 4.5V 6.0V	5 27 31	4 21 24	4 18 20	MHz MHz MHz
t_{PHL}, t_{PLH}	Maximum Propagation Delay, Clock to Q or \bar{Q}		2.0V 4.5V 6.0V	88 18 15	175 35 30	221 44 37	ns ns ns
t_{PHL}, t_{PLH}	Maximum Propagation Delay, Preset or Clear to Q or \bar{Q}		2.0V 4.5V 6.0V	115 23 20	230 46 39	290 58 49	ns ns ns
t_{REM}	Minimum Removal Time Preset or Clear to Clock		2.0V 4.5V 6.0V	25 5 4	32 6 5	37 7 6	ns ns ns
t_S	Minimum Setup Time J or \bar{K} to Clock		2.0V 4.5V 6.0V	100 20 17	126 25 21	149 30 25	ns ns ns
t_H	Minimum Hold Time Clock to J or \bar{K}		2.0V 4.5V 6.0V	0 0 0	0 0 0	0 0 0	ns ns ns
t_W	Minimum Pulse Width Clock, Preset or Clear		2.0V 4.5V 6.0V	30 9 8	80 16 14	100 20 18	ns ns ns
t_{TLH}, t_{THL}	Output Rise and Fall Time		2.0V 4.5V 6.0V	25 7 6	75 15 13	95 19 16	ns ns ns
t_r, t_f	Maximum Input Rise and Fall Time		2.0V 4.5V 6.0V	1000 500 400	1000 500 400	1000 500 400	ns ns ns
C_{PD}	Power Dissipation Capacitance (Note 5)	(per flip-flop)		80			pF
C_{IN}	Maximum Input Capacitance			5	10	10	pF

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} V_{CC} f + I_{CC}$.