- Meets EIA Standards RS-422-A and RS-485 and CCITT Recommendations V. 11 and X. 27
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Bus Voltage Range ...-7 V to 12 V
- Positive and Negative Current Limiting
- Driver Output Capability . . . 60 mA Max
- Driver Thermal Shutdown Protection
- Receiver Input Impedance ... 12 k $\Omega$ Min
- Receiver Input Sensitivity . . . $\pm 200 \mathrm{mV}$
- Receiver Input Hysteresis . . . 50 mV Typ
- Operates From Single 5-V Supply
- Low Power Requirements
description

SN75177B . . D OR P PACKAGE
(TOP VIEW)


SN75178B ... P PACKAGE
(TOP VIEW)


THE SN75177B IS NOT RECOMMENDED FOR NEW DESIGN

The SN75177B and SN75178B differential bus repeaters are monolithic integrated devices each designed for one-way data communication on multipoint bus transmission lines. These devices are designed for balanced transmission bus line applications and meet EIA Standard RS-422-A and RS-485 and CCITT Recommendations V. 11 and X.27. Each device is designed to improve the performance of the data communication over long bus lines. The SN75177B and SN75178B are identical except for the complementary enable inputs, which allow the devices to be used in pairs for bidirectional communication.
The SN75177B and SN75178B feature positive- and negative-current limiting 3-state outputs for the receiver and driver. The receiver features high input impedance, input hysteresis for increased noise immunity, and input sensitivity of $\pm 200 \mathrm{mV}$ over a common-mode input voltage range of -7 V to 12 V . The driver features thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately $150^{\circ} \mathrm{C}$. The driver is designed to drive current loads up to 60 mA maximum.
The SN75177B and SN75178B are designed for optimum performance when used on transmission buses employing the SN75172 and SN75174 differential line drivers, SN75173 and SN75175 differential line receivers, or SN75176B bus transceiver.

Function Tables
SN75177B

| DIFFERENTIAL INPUTS | ENABLE | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | A - B | T | $\mathbf{Y}$ | $\mathbf{Z}$ |
| $\mathrm{V}_{\text {ID }} \geq 0.2 \mathrm{~V}$ | H | H | H | L |
| $-0.2 \mathrm{~V}<\mathrm{V}_{\mathrm{ID}}<0.2 \mathrm{~V}$ | H | $?$ | $?$ | $?$ |
| $\mathrm{~V}_{\text {ID }} \leq 0.2 \mathrm{~V}$ | H | L | L | H |
| X | L | Z | Z | Z |

SN75178B

| DIFFERENTIAL INPUTS | ENABLE | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}-\mathbf{B}$ | $\overline{\mathrm{EN}}$ | $\mathbf{T}$ | $\mathbf{Y}$ | $\mathbf{Z}$ |
| $\mathrm{V}_{\text {ID }} \geq 0.2 \mathrm{~V}$ | L | H | H | L |
| $-0.2 \mathrm{~V}<\mathrm{V}_{\text {ID }}<0.2 \mathrm{~V}$ | L | $?$ | $?$ | $?$ |
| $\mathrm{~V}_{\text {ID }} \leq 0.2 \mathrm{~V}$ | L | L | L | H |
| X | H | Z | Z | Z |

$\mathrm{H}=$ high level, $\mathrm{L}=$ low level, ? = indeterminate, $\mathrm{X}=$ irrelevant, $\mathrm{Z}=$ impedance (off)

## logic symbols $\dagger$



SN75178B

$\dagger$ These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagrams (positive logic)

SN75177B


SN75178B

schematics of inputs and outputs


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ (see Note 1)
Voltage range at any bus terminal ............................................................ -10 V to 15 V

Enable input voltage 5.5 V

Continuous total dissipation See Dissipation Rating Table
Operating free-air temperature range
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead temperature $1,6 \mathrm{~mm}$ ( $1 / 16 \mathrm{inch}$ ) from case for 10 seconds $260^{\circ} \mathrm{C}$

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.
2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.

| PACKAGE | $\mathrm{T}_{\mathrm{A}} \leq 25^{\circ} \mathrm{C}$ POWER RATING | DERATING FACTOR ABOVE TA $=25^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ <br> POWER RATING |
| :---: | :---: | :---: | :---: |
| D | 725 mW | $5.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 464 mW |
| P | 1000 mW | $8.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 640 mW |

recommended operating conditions

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ |  | 4.75 | 5 | 5.25 | V |
| High-level input voltage, $\mathrm{V}_{\mathrm{IH}}$ | EN or EN | 2 |  |  | V |
| low-level input voltage, $\mathrm{V}_{\text {IL }}$ | EN or EN |  |  | 0.8 | V |
| Common-mode input voltage, $\mathrm{V}_{\text {IC }}$ |  | -7¢ |  | 12 | V |
| Differential input voltage, $\mathrm{V}_{\text {ID }}$ |  |  |  | $\pm 12$ | V |
| High-level output current, IOH | Driver |  |  | -60 | mA |
|  | Receiver |  |  | -400 | $\mu \mathrm{A}$ |
| Low-level output current, IOL | Driver |  |  | 60 | mA |
|  | Receiver |  |  | 8 |  |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

$\dagger$ The algebraic convention, where the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage.

## DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $\mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | $\mathrm{I}=0$ |  | 0 |  | 6 | V |
| \|VOD1 ${ }^{\text {l }}$ | Differential output voltage | $\mathrm{I}=0$ |  | 1.5 |  | 6 | V |
| \|VOD2 ${ }^{\text {\| }}$ | Differential output voltage | $\mathrm{R}_{\mathrm{L}}=100 \Omega$, | See Figure 1 | $\begin{gathered} 1 / 2 \mathrm{~V}_{\mathrm{OD} 1} \\ \text { or } 2 \S \end{gathered}$ |  |  | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=54 \Omega$, | See Figure 1 | 1.5 | 2.5 | 5 |  |
| \|VOD3| | Differential output voltage | See Note 3 |  | 1.5 |  | 5 | V |
| $\Delta\left\|\mathrm{V}_{\mathrm{OD}}\right\|$ | Change in magnitude of diferential output voltage $\ddagger$ | $\mathrm{R}_{\mathrm{L}}=54 \Omega$ or $100 \Omega$, | See Figure 1 |  |  | $\pm 0.2$ | V |
| VOC | Common-mode output voltage |  |  |  |  | 3 -1 | V |
| $\Delta \mid \mathrm{VOCl}$ | Change in magnitude of common-mode output voltage $\ddagger$ |  |  |  |  | $\pm 0.2$ | V |
| IO | Output current | $\mathrm{V}_{\mathrm{CC}}=0$, | $\mathrm{V}_{\mathrm{O}}=-7 \mathrm{~V}$ to 12 V |  |  | $\pm 100$ | $\mu \mathrm{A}$ |
| Ioz | High-impedance-state output current | $\mathrm{V}_{\mathrm{O}}=-7 \mathrm{~V}$ to 12 V |  |  |  | $\pm 100$ | $\mu \mathrm{A}$ |
| ${ }^{\text {IIH }}$ | High-level input current | $\mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| IIL | Low-level input current | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  |  | -400 | $\mu \mathrm{A}$ |
| Ios | Short-circuit output current | $\mathrm{V}_{\mathrm{O}}=-7 \mathrm{~V}$ |  |  |  | -250 | mA |
|  |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ |  |  |  | 250 |  |
|  |  | $\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}$ |  |  |  | 250 |  |
| ICC | Supply current (total package) | No load | Outputs enabled |  | 57 | 70 | mA |
|  |  |  | Outputs disabled |  | 26 | 35 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{C}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger \Delta\left|\mathrm{V}_{\mathrm{OD}}\right|$ and $\Delta\left|\mathrm{V}_{\mathrm{OC}}\right|$ are the changes in magnitude of $\mathrm{V}_{\mathrm{OD}}$ and $\mathrm{V}_{\mathrm{OC}}$, respectively, that occur when the input is changed from a high level to a low level.
§ The minimum $\mathrm{V}_{\mathrm{OD} 2}$ with a $100-\Omega$ load is either $1 / 2 \mathrm{~V}_{\mathrm{OD} 1}$ or 2 , whichever is greater.
NOTE 3: See Figure 3.5 of EIA Standard RS-485.
switching characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER | TEST CONDITIONS |  | MIN TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{d}} \mathrm{D}$ Differential-output delay time | $\mathrm{R}_{\mathrm{L}}=54 \Omega$, | See Figure 3 | 15 | 20 | ns |
| $t_{t D}$ Differential-output transition time |  |  | 20 | 30 | ns |
| tPZH Output enable time to high level | $\mathrm{R}_{\mathrm{L}}=110 \Omega$, | See Figure 4 | 85 | 120 | ns |
| tpZL Output enable time to low level | $\mathrm{R}_{\mathrm{L}}=110 \Omega$, | See Figure 5 | 40 | 60 | ns |
| tPHZ Output disable time from high level | $\mathrm{R}_{\mathrm{L}}=110 \Omega$, | See Figure 4 | 150 | 250 | ns |
| tpLZ Output disable time from low level | $\mathrm{R}_{\mathrm{L}}=110 \Omega$, | See Figure 5 | 20 | 30 | ns |

# SN75177B, SN75178B DIFFERENTIAL BUS REPEATERS 

SLLS002C - D2606, JULY 1985 - REVISED FEBRUARY 1993
SYMBOL EQUIVALENTS

| DATA SHEET PARAMETER | RS-422-A | RS-485 |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{O}}$ | $\mathrm{V}_{\text {oa, }} \mathrm{V}_{\text {ob }}$ | $\mathrm{V}_{\text {oa, }} \mathrm{V}_{\text {ob }}$ |
| $\left\|\mathrm{V}_{\text {OD1 }}\right\|$ | $\mathrm{V}_{0}$ | $\mathrm{V}_{0}$ |
| \|VOD2| | $\mathrm{V}_{\mathrm{t}}\left(\mathrm{R}_{\mathrm{L}}=100 \Omega\right)$ | $\mathrm{V}_{\mathrm{t}}\left(\mathrm{R}_{\mathrm{L}}=54 \Omega\right)$ |
| \|VOD3| |  | $\mathrm{V}_{\mathrm{t}}$ (Test Termination) Measurement 2) |
| $\Delta\left\|\mathrm{V}_{\mathrm{OD}}\right\|$ | $\left\|\left\|V_{t}\right\|-\left\|\bar{V}_{t}\right\|\right\|$ | $\left\|\left\|V_{t}\right\|-\left\|\bar{V}_{t}\right\|\right\|$ |
| $\mathrm{V}_{\mathrm{OC}}$ | $\left\|\mathrm{V}_{\mathrm{OS}}\right\|$ | $\left\|\mathrm{V}_{\mathrm{OS}}\right\|$ |
| ${ }^{\left(1 \mathrm{~V}_{\mathrm{OC}}\right.}$ | \| $\mathrm{V}_{\mathrm{OS}}-\overline{\mathrm{V}}_{\mathrm{OS}} \mid$ | \| $\mathrm{V}_{\mathrm{OS}}-\overline{\mathrm{V}}_{\mathrm{OS}} \mid$ |
| IOS | $\left\|I_{\text {sa }}\right\|,\left\|\\|_{\text {sb }}\right\|$ |  |
| IO | $\left\|{ }_{\text {xal }}\right\|, \mid{ }_{\text {xbl }}$ | $\mathrm{l}_{\text {ia }}$, $\mathrm{l}_{\text {ib }}$ |

## RECEIVER SECTION

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP† | MAX | $\begin{gathered} \hline \text { UNIT } \\ \hline \mathrm{V} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{T}_{+}}$ | Positive-going input threshold voltage | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$, | $\mathrm{I} \mathrm{O}=-0.4 \mathrm{~mA}$ |  |  | 0.2 |  |
| $\mathrm{V}_{\text {T- }}$ | Negative-going input threshold voltage | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$, | $\mathrm{I} \mathrm{O}=8 \mathrm{~mA}$ | $-0.2 \ddagger$ |  |  | V |
| $V_{\text {hys }}$ | Input hysteresis ( $\mathrm{V}_{\mathrm{T}_{+}-\mathrm{V}_{\mathrm{T}_{-}} \text {) }}$ |  |  |  | 50 |  | mV |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage at EN | $\mathrm{I}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{ID}}=200 \mathrm{mV}, \\ & \text { See Figure } 2 \\ & \hline \end{aligned}$ | $\mathrm{IOH}=-400 \mu \mathrm{~A}$, | 2.7 |  |  | V |
| VOL | Low-level output voltage | $\mathrm{V}_{\mathrm{ID}}=-200 \mathrm{mV},$ <br> See Figure 2 | $\mathrm{lOL}=8 \mathrm{~mA}$, |  |  | 0.45 | V |
| Ioz | High-impedance-state output current | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ to 2.4 V |  |  |  | -20 | $\mu \mathrm{A}$ |
| 1 | Line input current | Other input at 0 V , See Note 4 | $\mathrm{V}_{\mathrm{I}}=12 \mathrm{~V}$ |  |  | 1 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{I}}=-7 \mathrm{~V}$ |  |  | -0.8 |  |
| IIH | High-level enable-input current | $\mathrm{V}_{\mathrm{IH}}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| IIL | Low-level enable-input current | $\mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ |  |  |  | -200 | $\mu \mathrm{A}$ |
| $\mathrm{r}_{\mathrm{i}}$ | Input resistance |  |  | 12 |  |  | k $\Omega$ |
| Ios | Short-circuit output current |  |  | -15 |  | -85 | mA |
| ICC | Supply current (total package) | No load | Outputs enabled |  | 57 | 70 | mA |
|  |  |  | Outputs disabled |  | 26 | 35 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ The algebraic convention, where the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.
NOTE 4: Refer to EIA Standard RS-422 for exact conditions.
switching characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tplH | Propagation delay time, low-to-high level output | $\mathrm{V}_{\mathrm{ID}}=-1.5 \mathrm{~V}$ to 1.5 V , $C_{L}=15 \mathrm{pF}$, $\quad$ See Figure 6 |  |  | 19 | 35 | ns |
| tPHL | Propagation delay time, high-to-low level output |  |  |  | 30 | 40 |  |
| tPZH | Output enable time to high level | $\mathrm{CL}_{\mathrm{L}}=15 \mathrm{pF}$, | See Figure 7 |  | 10 | 20 | ns |
| tPZL | Output enable time to high level |  |  |  | 12 | 20 |  |
| tPHZ | Output disable time from high level | $C_{L}=15 \mathrm{pF}$, |  |  | 25 | 35 | ns |
| tplZ | Output disable time from low level |  |  |  | 17 | 25 |  |



Figure 1. Driver $\mathrm{V}_{\mathrm{OD}}$ and $\mathrm{V}_{\mathrm{OC}}$


Figure 2. Receiver $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$


TEST CIRCUIT


VOLTAGE WAVEFORMS

Figure 3. Driver Differential-Output Test Circuit and Voltage Waveforms


Figure 4. Driver Enable and Disable Times


Figure 5. Driver Enable and Disable Times
NOTES: A. The input pulse is supplied by a generator having the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, 50 \%$ duty $\mathrm{cycle}, \mathrm{tr}_{\mathrm{r}} \leq 6 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 6 \mathrm{~ns}$, $\mathrm{Z}_{\mathrm{O}}=50 \Omega$.
B. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.

## PARAMETER MEASUREMENT INFORMATION



Figure 6. Receiver Propagation Delay Times


Figure 7. Receiver Output Enable and Disable Times
NOTES: A. The input pulse is supplied by a generator having the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, 50 \%$ duty cycle, $\mathrm{t}_{\mathrm{r}} \leq 6 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 6 \mathrm{~ns}$, $\mathrm{Z}_{\mathrm{O}}=50 \Omega$.
B. $C_{L}$ includes probe and jig capacitance.
C. All diodes are 1 N 916 or equivalent.

## TYPICAL CHARACTERISTICS



Figure 8

DRIVER DIFFERENTIAL OUTPUT VOLTAGE vs DRIVER OUTPUT CURRENT


Figure 10

DRIVER LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT


Figure 9

RECEIVER OUTPUT VOLTAGE
vs
DIFFERENTIAL INPUT VOLTAGE


Figure 11

## TYPICAL CHARACTERISTICS



Figure 12


Figure 14

RECEIVER HIGH-LEVEL OUTPUT VOLTAGE
VS
FREE-AIR TEMPERATURE


Figure 13

RECEIVER LOW-LEVEL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE


Figure 15

APPLICATION INFORMATION


NOTE: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

Figure 16. Typical Application Circuit

INSTRUMENTS

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN75178BP | LIFEBUY | PDIP | P | 8 | 50 | RoHS \& Green | NIPDAU | N / A for Pkg Type | 0 to 70 | SN75178BP |  |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TUBE



B - Alignment groove width
*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W $(\mathbf{m m})$ | T $(\boldsymbol{\mu m})$ | B (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN75178BP | P | PDIP | 8 | 50 | 506 | 13.97 | 11230 | 4.32 |

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated

