

- Functionally Equivalent to AMD's AM29823 and AM29824
- Provides Extra Data Width Necessary for Wider Address/Data Paths or Buses with Parity
- Outputs Have Undershoot Protection Circuitry
- Power-Up High-Impedance State
- Buffered Control Inputs to Reduce DC Loading Effects
- Package Options Include both Plastic and Ceramic Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description


These 9-bit flip-flops feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers, parity bus interfacing and working registers.

With the clock enable (CLKEN) low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN high will disable the clock buffer, thus latching the outputs. The 'ALS29823 has noninverting D inputs and the 'ALS29824 has inverting D inputs. Taking the CLR input low causes the nine Q outputs to go low independently of the clock.

A buffered output-control input (OC) can be used to place the nine outputs in either normal logic state (high or low level) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components. The output control does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


SN54ALS29823 . . . JT PACKAGE  
SN74ALS29823 . . . DW OR NT PACKAGE

(TOP VIEW)




SN54ALS29823 . . . FK PACKAGE  
SN74ALS29823 . . . FN PACKAGE

(TOP VIEW)




SN54ALS29824 . . . JT PACKAGE  
SN74ALS29824 . . . DW OR NT PACKAGE

(TOP VIEW)



SN54ALS29824 . . . FK PACKAGE  
SN74ALS29824 . . . FN PACKAGE

(TOP VIEW)



# SN54ALS29823, SN54ALS29824, SN74ALS29823, SN74ALS29824 9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS


The SN54AS' family is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74AS' family is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

'ALS29823 FUNCTION TABLE

INPUTS					OUTPUT
$\overline{\text{OC}}$	$\overline{\text{CLR}}$	$\overline{\text{CLKEN}}$	CLK	D	Q
L	L	X	X	X	L
L	H	L	$\uparrow$	H	H
L	H	L	$\uparrow$	L	L
L	H	H	X	X	$Q_0$
H	X	X	X	X	Z


2

'ALS29823 logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

'ALS29823 logic diagram (positive logic)




Pin numbers shown are for DW, JT, and NT packages.

SN54ALS29824, SN74ALS29824  
9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS


'ALS29824 FUNCTION TABLE

INPUTS				OUTPUT	
$\bar{OC}$	CLR	CLKEN	CLK	$\bar{D}$	Q
L	L	X	X	X	L
L	H	L	↑	H	L
L	H	L	↑	L	H
L	H	H	X	X	$Q_0$
H	X	X	X	X	Z

'ALS29824 logic diagram (positive logic)



'ALS29824 logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.

# SN54ALS29823, SN54ALS29824, SN74ALS29823, SN74ALS29824 9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC</sub>	.....	7 V
Input voltage	.....	5.5 V
Voltage applied to a disabled 3-state output	.....	5.5 V
Input current	.....	100 mA
Output current	.....	-30 mA to 5 mA
Operating free-air temperature range: SN54ALS29823, SN54ALS29824	.....	-55°C to 125°C
SN74ALS29823, SN74ALS29824	.....	0°C to 70°C
Storage temperature range	.....	-65°C to 150°C

## recommended operating conditions

**2**

**ALS and AS Circuits**

		SN54ALS29823			SN74ALS29823			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage				0.7		0.8	V
I <sub>OH</sub>	High-level output current				-15		-24	mA
I <sub>OL</sub>	Low-level output current				32		48	mA
t <sub>w</sub>	Pulse duration	CLR low						ns
		CLK high or low						
t <sub>su</sub>	Setup time before CLK↑	CLR inactive						ns
		Data						
		CLKEN high or low						
t <sub>h</sub>	Hold time, CLKEN or data after CLK↑							ns
T <sub>A</sub>	Operating free-air temperature	-55		125	0		70	°C

**SN54ALS29823, SN54ALS29824, SN74ALS29823, SN74ALS29824**  
**9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54ALS29823			SN74ALS29823			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = MIN I <sub>I</sub> = -18 mA			-1.2			-1.2	V
	V <sub>CC</sub> = MIN to MAX, I <sub>OH</sub> = -0.4 mA	V <sub>CC</sub> -2			V <sub>CC</sub> -2			
V <sub>OH</sub>	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -15 mA	2.4	3.3					V
	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -24 mA				2.4	3.2		
V <sub>OL</sub>	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 32 mA		0.25	0.4	0.25	0.4		V
	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 48 mA					0.35	0.5	
I <sub>OZH</sub>	V <sub>CC</sub> = MAX, V <sub>O</sub> = 2.4 V			20			20	$\mu$ A
I <sub>OZL</sub>	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0.4 V			-20			-20	$\mu$ A
I <sub>I</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			0.1			0.1	mA
I <sub>IH</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V			20			20	$\mu$ A
I <sub>IL</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-0.1			-0.1	mA
I <sub>OS</sub> <sup>§</sup>	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0 V	-75	-250	-75	-75	-250	-250	mA
I <sub>CC</sub>	'ALS29823	V <sub>CC</sub> = MAX	Outputs high					mA
			Outputs low					
			Outputs disabled	48		48		
			Outputs high					
			Outputs low					
			Outputs disabled	48		48		

<sup>†</sup> For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>§</sup> Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Additional Information on these products can be obtained from the factory as it becomes available.

**SN54ALS29823, SN54ALS29824, SN74ALS29823, SN74ALS29824  
9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS**

**switching characteristics**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS See Figure 1	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25 °C	V <sub>CC</sub> = MIN TO MAX, <sup>†</sup> T <sub>A</sub> = MIN TO MAX <sup>†</sup>		UNIT
				'ALS29823	SN54ALS29823	SN74ALS29823	
				'ALS29824	SN54ALS29824	SN74ALS29824	
				MIN	TYP	MAX	MIN
						MAX	MIN
t <sub>PLH</sub>			C <sub>L</sub> = 300 pF				
t <sub>PHL</sub>			C <sub>L</sub> = 300 pF				
t <sub>PLH</sub>			C <sub>L</sub> = 50 pF	5.5			
t <sub>PHL</sub>			C <sub>L</sub> = 50 pF	6.5			
t <sub>PHL</sub>	CLK	Any Q	C <sub>L</sub> = 50 pF	13			ns
t <sub>PZH</sub>			C <sub>L</sub> = 300 pF				
t <sub>PZL</sub>			C <sub>L</sub> = 300 pF				
t <sub>PZH</sub>	OC	Any Q	C <sub>L</sub> = 50 pF	12			ns
t <sub>PZL</sub>	OC	Any Q	C <sub>L</sub> = 50 pF	11			ns
t <sub>PHZ</sub>			C <sub>L</sub> = 50 pF				
t <sub>PLZ</sub>			C <sub>L</sub> = 50 pF				
t <sub>PHZ</sub>	OC	Any Q	C <sub>L</sub> = 5 pF	5			ns
t <sub>PLZ</sub>	OC	Any Q	C <sub>L</sub> = 5 pF	5.5			

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


Additional information on these products can be obtained from the factory as it becomes available.

**2**

**ALS and AS Circuits**

# SN54ALS29823, SN54ALS29824, SN74ALS29823, SN74ALS29824 9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS





## PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE

TEST	S1	S2
t <sub>PLH</sub>	Closed	Closed
t <sub>PHL</sub>	Closed	Closed
t <sub>PZH</sub>	Open	Closed
t <sub>PZL</sub>	Closed	Open
t <sub>PHZ</sub>	Closed	Closed
t <sub>PLZ</sub>	Closed	Closed

LOAD CIRCUIT



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_0 = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .

FIGURE 1