

**SN54HC377, SN54HC378, SN54HC379  
SN74HC377, SN74HC378, SN74HC379**  
**OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH CLOCK ENABLE**

D2684, DECEMBER 1982—REVISED JUNE 1989

- 'HC377 and 'HC378 Contain Eight and Six Flip-Flops, Respectively, with Single-Rail Outputs
- 'HC379 Contains Four Flip-Flops with Double-Rail Outputs
- Clock Enable Latched to Avoid False Clocking
- Applications Include:  
Buffer/Storage Registers  
Shift Registers  
Pattern Generators
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

**description**


These circuits are positive-edge-triggered D-type flip-flops with an enable input. The 'HC377, 'HC378, and 'HC379 devices are similar to 'HC273, 'HC174, and 'HC175 respectively, but feature a latched clock enable ( $\bar{G}$ ) instead of a common clear.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if  $\bar{G}$  is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at the  $\bar{G}$  input.

The SN54HC377, SN54HC378, and SN54HC379 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74HC377, SN74HC378, and SN74HC379 are characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .


**NOTICE**  
SEE ORDER OF DATA FOR ERRATA INFORMATION

SN54HC377 . . . J PACKAGE  
SN74HC377 . . . DW OR N PACKAGE




T-46-07-09  
T-46-07-10  
T-46-07-11


SN54HC377 . . . FK PACKAGE  
(TOP VIEW)



SN54HC378 . . . J PACKAGE  
SN74HC378 . . . D OR N PACKAGE



SN54HC378 . . . FK PACKAGE  
(TOP VIEW)



NC—No Internal connection

2  
HCMOS Devices

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1989, Texas Instruments Incorporated


2-431

SN54HC377, SN54HC379, SN74HC377, SN74HC379  
OCTAL AND QUAD D-TYPE FLIP-FLOPS WITH CLOCK ENABLE


T-46-07-09

T-46-07-10

SN54HC379 ... J PACKAGE  
SN74HC379 ... D, J, OR N PACKAGE  
(TOP VIEW)



SN54HC379 ... FK PACKAGE  
(TOP VIEW)




T-46-07-11

2

HCMS Devices

HC377 logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, and N packages.



FUNCTION TABLE  
(EACH FLIP-FLOP)

INPUTS			OUTPUT
G-bar	CLOCK	DATA	Q
H	X	X	Q <sub>0</sub>
L	↑	H	H
L	↑	L	L
X	L	X	Q <sub>0</sub>

H = high level, L = low level, X = irrelevant

NC—No internal connection

HC377 logic diagram (positive logic)



Pin numbers shown are for DW, J, and N packages.


T-46-07-09

SN54HC378, SN54HC379, SN74HC378, SN74HC379  
HEX AND QUAD D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

T-46-07-10

HC378 logic symbol†


T-46-07-11



FUNCTION TABLE  
(EACH FLIP-FLOP)

INPUTS			OUTPUT
$\bar{G}$	CLOCK	DATA	Q
H	X	X	$Q_0$
L	↑	H	H
L	↑	L	L
X	L	X	$Q_0$

HC379 logic symbol†




FUNCTION TABLE  
(EACH FLIP-FLOP)

INPUTS			OUTPUTS	
$\bar{G}$	CLOCK	DATA	Q	$\bar{Q}$
H	X	X	$Q_0$	$\bar{Q}_0$
L	↑	H	H	L
L	↑	L	L	H
X	L	X	$Q_0$	$\bar{Q}_0$


†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers are for D, J, and N packages.

HC378 logic diagram (positive logic)



HC379 logic diagram (positive logic)



2

HC MOS Devices

**SN54HC377, SN54HC378, SN54HC379  
SN74HC377, SN74HC378, SN74HC379  
OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH CLOCK ENABLE**

T-46-07-09  
T-46-07-10  
T-46-07-11

**absolute maximum ratings over operating free-air temperature range†**

Supply voltage, $V_{CC}$ .....	-0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 20$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 50$ mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package .....	300°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s: D, DW, or N package .....	260°C
Storage temperature range .....	-65°C to 150°C

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**recommended operating conditions**

		SN54HC377 SN54HC378 SN54HC379			SN74HC377 SN74HC378 SN74HC379			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage	2	5	6	2	5	6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2$ V		1.5	$V_{CC} = 2$ V		1.5	V
		$V_{CC} = 4.5$ V		3.15	$V_{CC} = 4.5$ V		3.15	
		$V_{CC} = 6$ V		4.2	$V_{CC} = 6$ V		4.2	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2$ V		0	$V_{CC} = 2$ V		0	V
		$V_{CC} = 4.5$ V		0	$V_{CC} = 4.5$ V		0	
		$V_{CC} = 6$ V		0	$V_{CC} = 6$ V		0	
$V_I$	Input voltage	0	$V_{CC}$		0	$V_{CC}$		V
$V_O$	Output voltage	0	$V_{CC}$		0	$V_{CC}$		V
$t_t$	Input transition (rise and fall) times	$V_{CC} = 2$ V		0	$V_{CC} = 2$ V		1000	ns
		$V_{CC} = 4.5$ V		0	$V_{CC} = 4.5$ V		500	
		$V_{CC} = 6$ V		0	$V_{CC} = 6$ V		400	
$T_A$	Operating free-air temperature	-55	125		-40	85		°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			SN54HC377 SN54HC378 SN54HC379		SN74HC377 SN74HC378 SN74HC379		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$	$V_I = V_{IH}$ or $V_{IL}$ , $I_{OH} = -20 \mu\text{A}$	2 V	1.9	1.998		1.9		1.9	V	
		4.5 V	4.4	4.499		4.4		4.4		
		6 V	5.9	5.999		5.9		5.9		
$V_{OL}$	$V_I = V_{IH}$ or $V_{IL}$ , $I_{OL} = 20 \mu\text{A}$	2 V		0.002	0.1		0.1	0.1	V	
		4.5 V		0.001	0.1		0.1	0.1		
		6 V		0.001	0.1		0.1	0.1		
$V_{OL}$	$V_I = V_{IH}$ or $V_{IL}$ , $I_{OL} = 4$ mA	4.5 V		0.17	0.26		0.4	0.33	V	
		6 V		0.15	0.26		0.4	0.33		
$I_I$	$V_I = V_{CC}$ or 0	6 V		$\pm 0.1$	$\pm 100$		$\pm 1000$	$\pm 1000$	nA	
$I_{CC}$	$V_I = V_{CC}$ or 0, $I_O = 0$	6 V			8		160	80	$\mu\text{A}$	
$C_I$		2 to 6 V		3	10		10	10	pF	

T-46-07-09

T-46-07-10

T-46-07-11

**SN54HC377, SN54HC378, SN74HC379  
SN74HC377, SN74HC378, SN74HC379  
OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH CLOCK ENABLE**

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

	V <sub>CC</sub>	T <sub>A</sub> = 25°C		SN54HC377 SN54HC378 SN54HC379		SN74HC377 SN74HC378 SN74HC379		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
		f <sub>clock</sub> Clock frequency	2 V 4.5 V 6 V	0 0 0	5 25 29	0 0 0	3 16 19	
t <sub>w</sub> Pulse duration, CLK high or low	2 V 4.5 V 6 V	100 20 17		150 30 25		125 25 21		ns
t <sub>su</sub> Set up time before CLK↑	D	2 V	100	150		125		ns
		4.5 V 6 V	20 17	30 25		25 21		
t <sub>su</sub> Set up time before CLK↑	Q̄ high or low	2 V	100	150		125		ns
		4.5 V 6 V	20 17	30 25		25 21		
t <sub>h</sub> Hold time after CLK↑	Q̄ inactive or active, data	2 V	5	5		5		ns
		4.5 V 6 V	5 5	5 5		5 5		

**2**

HC MOS Devices

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), C<sub>L</sub> = 50 pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54HC377 SN54HC378 SN54HC379		SN74HC377 SN74HC378 SN74HC379		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
				f <sub>max</sub>			2 V 4.5 V 6 V	5 25 29	11 54 64		
t <sub>pd</sub>	CLK	Any	2 V 4.5 V 6 V		56 15 12	180 32 27		240 48 41		200 40 34	ns
t <sub>t</sub>		Any	2 V 4.5 V 6 V		38 8 8	75 16 13		110 22 19		95 19 18	ns

C <sub>pd</sub>	Power dissipation capacitance	No load, T <sub>A</sub> = 25°C	30 pF typ
-----------------	-------------------------------	--------------------------------	-----------

Note 1: Load circuits and voltage waveforms are shown in Section 1.