

AT45DB641E

64-Mbit DataFlash (with Extra 2-Mbits), 1.7 V Minimum SPI Serial Flash Memory

Features

- Single 1.7 V 3.6 V supply
- · Serial Peripheral Interface (SPI) compatible
 - · Supports SPI modes 0 and 3
 - Supports RapidS[™] operation
- · Continuous read capability through entire array
 - Up to 85 MHz
 - · Low-power read option up to 15 MHz
 - Clock-to-output time (t_V) of 8ns maximum
- · User configurable page size
 - · 256 bytes per page
 - 264 bytes per page (default)
 - Page size can be factory pre-configured for 256 bytes
- Two fully independent SRAM data buffers (256/264 bytes)
 - Allows receiving data while reprogramming the main memory array
- · Flexible programming options
 - Byte/Page Program (1 to 256/264 bytes) directly into main memory
 - Buffer Write | Buffer to Main Memory Page Program
- · Flexible erase options
 - Page Erase (256/264 bytes)
 - · Block Erase (2KB)
 - Sector Erase (256 kB)
 - · Chip Erase (64 Mbits)
- · Program and Erase Suspend/Resume

- Advanced hardware and software data protection features
 - · Individual sector protection
 - Individual sector lockdown to make any sector permanently read-only
- 128-byte, One-Time Programmable (OTP) Security Register
 - 64 bytes factory programmed with a unique identifier
 - · 64 bytes user programmable
- · Hardware and software controlled reset options
- · JEDEC Standard Manufacturer and Device ID Read
- Low-power dissipation
 - 400 nA Ultra-Deep Power-Down current (typical)
 - 5 µA Deep Power-Down current (typical)
 - 25 µA Standby current (typical)
 - 7 mA Active Read current (typical)
- Endurance: 100,000 program/erase cycles per page minimum
- Data retention: 20 years
- · Complies with full industrial temperature range
- Green (Pb/Halide-free/RoHS compliant) packaging options
 - 8-lead SOIC (208-mil wide)
 - 8-pad Ultra-thin DFN (5 x 6 x 0.6 mm)
 - 8-pad Very-thin DFN (6 x 8 x 1.0 mm)
 - Die in Wafer Form

Contents

Features	1
Figures	4
Tables	5
1. Description	6
2. Pin Configurations and Pinouts	7
3. Block Diagram	
4. Memory Array	
5. Device Operation	
6. Read Commands	
6.1 Continuous Array Read (Legacy Command: E8h Opcode)	
6.2 Continuous Array Read (High Frequency Mode: 1Bh Opcode)	
6.3 Continuous Array Read (High Frequency Mode: 0Bh Opcode)	
6.4 Continuous Array Read (Low Frequency Mode: 03h Opcode)	
6.5 Continuous Array Read (Low Power Mode: 01h Opcode)	
6.6 Main Memory Page Read.	
6.7 Buffer Read	
7. Program and Erase Commands	16
7.1 Buffer Write	
7.1 Buffer Write	
7.3 Buffer to Main Memory Page Program without Built-In Erase	
7.4 Main Memory Page Program through Buffer with Built-In Erase	
7.5 Main Memory Byte/Page Program through Buffer 1 without Built-In Erase	
7.6 Read-Modify-Write	
7.7 Page Erase	
7.8 Block Erase	
7.9 Sector Erase	. 22
7.10 Chip Erase	. 23
7.11 Program/Erase Suspend	. 24
7.12 Program/Erase Resume	. 26
8. Sector Protection	27
8.1 Software Sector Protection	. 27
8.2 Hardware Controlled Protection	. 29
8.3 Sector Protection Register	. 30
9. Security Features	34
9.1 Sector Lockdown	
9.2 Security Register	
10. Additional Commands	38
10.1 Main Memory Page to Buffer Transfer	
10.2 Main Memory Page to Buffer Compare	
10.3 Auto Page Rewrite	
10.4 Status Register Read	. 40



AT45DB641E Datasheet

11. Deep Power-Down	.43
11.1 Resume from Deep Power-Down	44
11.2 Ultra-Deep Power-Down	45
12. Buffer and Page Size Configuration	.47
13. Manufacturer and Device ID Read	.48
14. Software Reset	.50
15. Operation Mode Summary	.51
16. Command Tables	.52
17. Power-On/Reset State	.56
17.1 Power-Up/Power-Down Voltage and Timing Requirements	56
18. System Considerations	.57
19. Electrical Specifications	.58
19.1 Absolute Maximum Ratings*	
19.2 DC and AC Operating Range	
19.3 DC Characteristics	
19.5 Program and Erase Characteristics	
20. Input Test Waveforms and Measurement Levels	
21. Output Test Load	.61
22. Using the RapidS Function	.62
23. AC Waveforms	
24. Write Operations	.65
25. Read Operations	.66
26. Detailed Bit-level Read Waveforms: RapidS Mode 0/Mode 3	.68
27. Auto Page Rewrite Flowchart	.72
28. Ordering Information (Standard DataFlash Page Size)	.74
29. Packaging Information	.75
29.1 8-Lead 208-mil Wide EIAJ SOIC	
29.2 8-pad (5 x 6 x 0.6 mm body) DFN	
29.3 8-pad (6 x 8 x 1.0 mm body) DFN	
30. Revision History	.78



Figures

Figure 1. Pind	outs	. 7
	I5DB641E Block Diagram	
	mory Architecture Diagram	
	p Erase	
	ble Sector Protection	
Figure 6. Disa	able Sector Protection	28
Figure 7. WP	Pin and Protection Status	29
	se Sector Protection Register	
	gram Sector Protection Register	
	ead Sector Protection Register	
	ector Lockdown	
	ead Sector Lockdown Register	
	eeze Sector Lockdown	
	ogram Security Register	
	ead Security Register	
	eep Power-Down	
	esume from Deep Power-Down	
	tra-Deep Power-Down	
	it Ultra-Deep Power-Down	
	it Ultra-Deep Power-Down (Chip Select Low)	
	Iffer and Page Size configuration	
	ead Manufacturer and Device ID	
	ftware Reset	
	wer-Up Timing	
	apidS Mode	
	ommand Sequence for Read/Write Operations for Page Size 256 bytes	
Figure 27. Co	ommand Sequence for Read/Write Operations for Page Size 264 bytes	62
Figure 27. Co Figure 28. Wa	ommand Sequence for Read/Write Operations for Page Size 264 bytes	62 63
Figure 27. Co Figure 28. Wa Figure 29. Wa	ommand Sequence for Read/Write Operations for Page Size 264 bytes	62 63 63
Figure 27. Co Figure 28. Wa Figure 29. Wa Figure 30. Wa	ommand Sequence for Read/Write Operations for Page Size 264 bytes	62 63 63 64
Figure 27. Co Figure 28. Wa Figure 29. Wa Figure 30. Wa Figure 31. Wa	ommand Sequence for Read/Write Operations for Page Size 264 bytes aveform 1 = SPI Mode 0 Compatible. aveform 2 = SPI Mode 3 Compatible. aveform 3 = RapidS Mode 0 aveform 4 = RapidS Mode 3	62 63 64 64
Figure 27. Co Figure 28. Wa Figure 29. Wa Figure 30. Wa Figure 31. Wa Figure 32. Blo	ommand Sequence for Read/Write Operations for Page Size 264 bytes aveform 1 = SPI Mode 0 Compatible. aveform 2 = SPI Mode 3 Compatible. aveform 3 = RapidS Mode 0 aveform 4 = RapidS Mode 3 aveform 4 = RapidS Mode 3	62 63 63 64 64
Figure 27. Co Figure 28. Wa Figure 29. Wa Figure 30. Wa Figure 31. Wa Figure 32. Blo Figure 33. Bu	ommand Sequence for Read/Write Operations for Page Size 264 bytes aveform 1 = SPI Mode 0 Compatible. aveform 2 = SPI Mode 3 Compatible. aveform 3 = RapidS Mode 0 aveform 4 = RapidS Mode 3 bock Diagram. affer Write	62 63 64 64 65
Figure 27. Co Figure 28. Wa Figure 29. Wa Figure 30. Wa Figure 31. Wa Figure 32. Blu Figure 33. Bu Figure 34. Bu	ommand Sequence for Read/Write Operations for Page Size 264 bytes aveform 1 = SPI Mode 0 Compatible. aveform 2 = SPI Mode 3 Compatible. aveform 3 = RapidS Mode 0 aveform 4 = RapidS Mode 3 bock Diagram. order Write. iffer Write.	62 63 64 64 65 65
Figure 27. Co Figure 28. Wa Figure 29. Wa Figure 30. Wa Figure 31. Wa Figure 32. Blu Figure 34. Bu Figure 35. Blu Figure 35. Blu	ommand Sequence for Read/Write Operations for Page Size 264 bytes aveform 1 = SPI Mode 0 Compatible. aveform 2 = SPI Mode 3 Compatible. aveform 3 = RapidS Mode 0 aveform 4 = RapidS Mode 3 bock Diagram. order Write uffer Write order to Main Memory Page Program order Diagram.	62 63 64 64 65 65 66
Figure 27. Co Figure 28. Wa Figure 29. Wa Figure 30. Wa Figure 31. Wa Figure 33. Bu Figure 34. Bu Figure 35. Bla Figure 36. Ma	ommand Sequence for Read/Write Operations for Page Size 264 bytes aveform 1 = SPI Mode 0 Compatible. aveform 2 = SPI Mode 3 Compatible. aveform 3 = RapidS Mode 0 aveform 4 = RapidS Mode 3 bock Diagram. order Write. offer Write. offer to Main Memory Page Program order Diagram. ain Memory Page Read	62 63 64 64 65 65 66 66
Figure 27. Co Figure 28. Wa Figure 29. Wa Figure 30. Wa Figure 31. Wa Figure 32. Bla Figure 34. Bu Figure 35. Bla Figure 36. Ma Figure 37. Ma	ommand Sequence for Read/Write Operations for Page Size 264 bytes aveform 1 = SPI Mode 0 Compatible. aveform 2 = SPI Mode 3 Compatible. aveform 3 = RapidS Mode 0 aveform 4 = RapidS Mode 3 bock Diagram. offer Write. offer to Main Memory Page Program bock Diagram. ain Memory Page Read ain Memory Page to Buffer Transfer.	62 63 64 64 65 65 66 66
Figure 27. Co Figure 28. Wa Figure 29. Wa Figure 30. Wa Figure 31. Wa Figure 33. Bu Figure 34. Bu Figure 35. Ba Figure 36. Ma Figure 37. Ma Figure 38. Bu Figure 38. Bu	ommand Sequence for Read/Write Operations for Page Size 264 bytes aveform 1 = SPI Mode 0 Compatible. aveform 2 = SPI Mode 3 Compatible. aveform 3 = RapidS Mode 0 aveform 4 = RapidS Mode 3 ock Diagram. offer Write. offer to Main Memory Page Program ock Diagram. ain Memory Page Read ain Memory Page to Buffer Transfer offer Read.	62 63 64 64 65 65 66 66 67
Figure 27. Co Figure 28. Wa Figure 29. Wa Figure 31. Wa Figure 32. Bla Figure 33. Bu Figure 35. Bla Figure 36. Ma Figure 37. Ma Figure 38. Bu Figure 39. Co	ommand Sequence for Read/Write Operations for Page Size 264 bytes aveform 1 = SPI Mode 0 Compatible. aveform 2 = SPI Mode 3 Compatible. aveform 3 = RapidS Mode 0 aveform 4 = RapidS Mode 3 aveform Write offer Write offer to Main Memory Page Program ock Diagram. ain Memory Page Read ain Memory Page to Buffer Transfer offer Read ontinuous Array Read (Legacy Opcode E8h).	62 63 64 64 65 65 66 66 67 68
Figure 27. Co Figure 28. Wa Figure 29. Wa Figure 31. Wa Figure 32. Bla Figure 33. Bu Figure 35. Bla Figure 36. Ma Figure 37. Ma Figure 38. Bu Figure 39. Co Figure 40. Co	ommand Sequence for Read/Write Operations for Page Size 264 bytes aveform 1 = SPI Mode 0 Compatible. aveform 2 = SPI Mode 3 Compatible. aveform 3 = RapidS Mode 0 aveform 4 = RapidS Mode 3 aveform Write offer Write offer to Main Memory Page Program ain Memory Page Read ain Memory Page to Buffer Transfer offer Read ontinuous Array Read (Legacy Opcode E8h) ontinuous Array Read (Opcode 0Bh)	62 63 64 64 65 66 66 66 68
Figure 27. Co Figure 28. Wa Figure 29. Wa Figure 30. Wa Figure 31. Wa Figure 33. Bu Figure 34. Bu Figure 35. Ma Figure 37. Ma Figure 38. Bu Figure 39. Co Figure 40. Co Figure 41. Co	ommand Sequence for Read/Write Operations for Page Size 264 bytes aveform 1 = SPI Mode 0 Compatible. aveform 2 = SPI Mode 3 Compatible. aveform 3 = RapidS Mode 0 aveform 4 = RapidS Mode 3 aveform Write. ock Diagram. offer Write offer to Main Memory Page Program ock Diagram. ain Memory Page Read ain Memory Page to Buffer Transfer offer Read. ontinuous Array Read (Legacy Opcode E8h) ontinuous Array Read (Opcode 0Bh) ontinuous Array Read (Opcode 01h or 03h).	62 63 64 64 65 65 66 66 68 68
Figure 27. Co Figure 28. Wa Figure 29. Wa Figure 30. Wa Figure 31. Wa Figure 33. Bu Figure 34. Bu Figure 35. Ma Figure 37. Ma Figure 38. Bu Figure 39. Co Figure 40. Co Figure 41. Co Figure 42. Ma	ommand Sequence for Read/Write Operations for Page Size 264 bytes aveform 1 = SPI Mode 0 Compatible. aveform 2 = SPI Mode 3 Compatible. aveform 3 = RapidS Mode 0 aveform 4 = RapidS Mode 3 ock Diagram. offer Write. offer to Main Memory Page Program ock Diagram. ain Memory Page Read ain Memory Page to Buffer Transfer offer Read. ontinuous Array Read (Legacy Opcode E8h). ontinuous Array Read (Opcode 08h) ontinuous Array Read (Opcode 01h or 03h). ain Memory Page Read (Opcode D2h)	62 63 64 64 65 66 66 68 68 68
Figure 27. Co Figure 28. Wa Figure 29. Wa Figure 30. Wa Figure 31. Wa Figure 33. Bu Figure 34. Bu Figure 36. Ma Figure 37. Ma Figure 38. Bu Figure 39. Co Figure 40. Co Figure 41. Co Figure 42. Ma Figure 43. Bu Figure 43. Bu	ommand Sequence for Read/Write Operations for Page Size 264 bytes aveform 1 = SPI Mode 0 Compatible. aveform 2 = SPI Mode 3 Compatible. aveform 3 = RapidS Mode 0 aveform 4 = RapidS Mode 3 bock Diagram. ock Diagram. offer Write. offer to Main Memory Page Program ock Diagram. ain Memory Page Read. ain Memory Page to Buffer Transfer offer Read. ontinuous Array Read (Legacy Opcode E8h). ontinuous Array Read (Opcode 08h) ontinuous Array Read (Opcode 01h or 03h). ain Memory Page Read (Opcode D2h) offer Read (Opcode D4h or D6h)	62 63 64 65 65 66 66 68 68 69 69
Figure 27. Co Figure 28. Wa Figure 29. Wa Figure 30. Wa Figure 31. Wa Figure 33. Bu Figure 35. Bu Figure 36. Ma Figure 37. Ma Figure 38. Bu Figure 39. Co Figure 40. Co Figure 41. Co Figure 42. Ma Figure 43. Bu Figure 44. Bu	ommand Sequence for Read/Write Operations for Page Size 264 bytes aveform 1 = SPI Mode 0 Compatible. aveform 2 = SPI Mode 3 Compatible. aveform 3 = RapidS Mode 0 aveform 4 = RapidS Mode 3 bock Diagram. offer Write iffer to Main Memory Page Program bock Diagram. ain Memory Page Read ain Memory Page to Buffer Transfer iffer Read. ontinuous Array Read (Legacy Opcode E8h). ontinuous Array Read (Opcode 0Bh) ontinuous Array Read (Opcode 01h or 03h). ain Memory Page Read (Opcode D2h) iffer Read – Low Frequency (Opcode D1h or D3h).	62 63 64 64 65 65 66 66 68 69 69
Figure 27. Co Figure 28. Wa Figure 29. Wa Figure 30. Wa Figure 31. Wa Figure 32. Bla Figure 34. Bu Figure 35. Bla Figure 36. Ma Figure 37. Ma Figure 38. Bu Figure 40. Co Figure 41. Co Figure 42. Ma Figure 43. Bu Figure 43. Bu Figure 44. Bu Figure 45. Re	ommand Sequence for Read/Write Operations for Page Size 264 bytes aveform 1 = SPI Mode 0 Compatible. aveform 2 = SPI Mode 3 Compatible. aveform 3 = RapidS Mode 0 aveform 4 = RapidS Mode 3 ack Diagram. after Write after to Main Memory Page Program ack Diagram. ain Memory Page Read ain Memory Page to Buffer Transfer after Read. antinuous Array Read (Decode 0Bh) antinuous Array Read (Opcode 01h or 03h) ain Memory Page Read (Opcode D2h) after Read – Low Frequency (Opcode D1h or D3h) and Sector Protection Register (Opcode 32h)	62 63 64 65 65 66 66 68 69 69 70
Figure 27. Co Figure 28. Wa Figure 29. Wa Figure 30. Wa Figure 31. Wa Figure 33. Bu Figure 34. Bu Figure 35. Ma Figure 37. Ma Figure 38. Bu Figure 39. Co Figure 40. Co Figure 41. Co Figure 42. Ma Figure 43. Bu Figure 44. Bu Figure 45. Re Figure 46. Re	ommand Sequence for Read/Write Operations for Page Size 264 bytes aveform 1 = SPI Mode 0 Compatible. aveform 2 = SPI Mode 3 Compatible. aveform 3 = RapidS Mode 0 aveform 4 = RapidS Mode 3 ack Diagram. offer Write offer to Main Memory Page Program ock Diagram. ain Memory Page Read ain Memory Page to Buffer Transfer offer Read ontinuous Array Read (Legacy Opcode E8h) ontinuous Array Read (Opcode 08h) ontinuous Array Read (Opcode 01h or 03h) ain Memory Page Read (Opcode D2h) offer Read – Low Frequency (Opcode D1h or D3h) ead Sector Protection Register (Opcode 35h) and Sector Lockdown Register (Opcode 35h)	62 63 64 64 65 66 66 68 68 69 70
Figure 27. Co Figure 28. Wa Figure 29. Wa Figure 30. Wa Figure 31. Wa Figure 33. Bu Figure 34. Bu Figure 36. Ma Figure 37. Ma Figure 38. Bu Figure 39. Co Figure 41. Co Figure 41. Co Figure 42. Ma Figure 43. Bu Figure 44. Bu Figure 45. Re Figure 46. Re Figure 47. Re	ommand Sequence for Read/Write Operations for Page Size 264 bytes aveform 1 = SPI Mode 0 Compatible. aveform 2 = SPI Mode 3 Compatible. aveform 3 = RapidS Mode 0 aveform 4 = RapidS Mode 3 aveform 4 = RapidS Mode 3 aveform 4 = RapidS Mode 3 aveform Main Memory Page Program avefore Write Iffer to Main Memory Page Program average Read average Memory Page Read average Memory Page to Buffer Transfer Iffer Read average Memory Page to Buffer Transfer Iffer Read average Memory Page Read (Opcode E8h) average Memory Page Read (Opcode 0Bh) average Memory Page Read (Opcode 01h or 03h) average Memory Page Read (Opcode D2h) Iffer Read (Opcode D4h or D6h) average Memory Page Read (Opcode D1h or D3h)	62 63 64 65 65 66 66 68 69 70 70
Figure 27. Co Figure 28. Wa Figure 29. Wa Figure 30. Wa Figure 31. Wa Figure 33. Bu Figure 34. Bu Figure 36. Ma Figure 37. Ma Figure 38. Bu Figure 39. Co Figure 40. Co Figure 41. Co Figure 42. Ma Figure 43. Bu Figure 44. Bu Figure 45. Re Figure 46. Re Figure 47. Re Figure 48. Sta	ommand Sequence for Read/Write Operations for Page Size 264 bytes aveform 1 = SPI Mode 0 Compatible aveform 2 = SPI Mode 3 Compatible aveform 3 = RapidS Mode 0 aveform 4 = RapidS Mode 3 aveform 4 = RapidS Mode 3 aveform 4 = RapidS Mode 3 aveform 5 aveform 6 aveform 6 aveform 7 aveform	62 63 64 65 65 66 66 68 69 70 71
Figure 27. Co Figure 28. Wa Figure 29. Wa Figure 30. Wa Figure 31. Wa Figure 32. Blo Figure 34. Bu Figure 35. Blo Figure 36. Ma Figure 37. Ma Figure 39. Co Figure 40. Co Figure 41. Co Figure 42. Ma Figure 43. Bu Figure 44. Bu Figure 45. Re Figure 46. Re Figure 47. Re Figure 48. Sta Figure 48. Sta Figure 49. Ma	ommand Sequence for Read/Write Operations for Page Size 264 bytes aveform 1 = SPI Mode 0 Compatible. aveform 2 = SPI Mode 3 Compatible. aveform 3 = RapidS Mode 0 aveform 4 = RapidS Mode 3 cock Diagram. iffer Write iffer to Main Memory Page Program cock Diagram. ain Memory Page Read ain Memory Page to Buffer Transfer iffer Read continuous Array Read (Legacy Opcode E8h) continuous Array Read (Opcode 08h) continuous Array Read (Opcode 01h or 03h) ain Memory Page Read (Opcode D2h) iffer Read (Opcode D4h or D6h) iffer Read (Opcode D4h or D6h) iffer Read – Low Frequency (Opcode D1h or D3h) and Sector Protection Register (Opcode 32h) and Sector Lockdown Register (Opcode 35h) and Security Register (Opcode 77h) atus Register Read (Opcode D7h) anufacturer and Device Read (Opcode 9Fh)	62 63 64 65 66 66 68 68 69 70 71 71
Figure 27. Co Figure 28. Wa Figure 29. Wa Figure 30. Wa Figure 31. Wa Figure 32. Blo Figure 34. Bu Figure 35. Blo Figure 36. Ma Figure 37. Ma Figure 38. Bu Figure 40. Co Figure 41. Co Figure 42. Ma Figure 43. Bu Figure 44. Bu Figure 45. Re Figure 46. Re Figure 47. Re Figure 48. Sta Figure 49. Ma Figure 49. Ma Figure 49. Ma Figure 49. Ma Figure 49. Ma Figure 49. Re	ommand Sequence for Read/Write Operations for Page Size 264 bytes aveform 1 = SPI Mode 0 Compatible. aveform 2 = SPI Mode 3 Compatible. aveform 3 = RapidS Mode 0 aveform 4 = RapidS Mode 3 cock Diagram. offer Write . offer Write . offer Word Memory Page Program ook Diagram. ain Memory Page Read . ain Memory Page to Buffer Transfer offer Read . ontinuous Array Read (Legacy Opcode E8h) ontinuous Array Read (Opcode 0Bh) ontinuous Array Read (Opcode 01h or 03h). ain Memory Page Read (Opcode D2h) offer Read (Opcode D4h or D6h) offer Read (Opcode D4h or D6h) offer Read – Low Frequency (Opcode D1h or D3h) and Sector Protection Register (Opcode 32h) and Sector Protection Register (Opcode 35h) and Sector Lockdown Register (Opcode 35h) and Sector Lockdown Register (Opcode 37h) anufacturer and Device Read (Opcode 9Fh) eset Timing	62 63 64 65 66 66 66 68 69 70 71 71
Figure 27. Co Figure 28. Wa Figure 29. Wa Figure 30. Wa Figure 31. Wa Figure 32. Blo Figure 34. Bu Figure 35. Blo Figure 35. Ma Figure 37. Ma Figure 39. Co Figure 40. Co Figure 41. Co Figure 42. Ma Figure 43. Bu Figure 44. Bu Figure 45. Re Figure 46. Re Figure 47. Re Figure 48. Sta Figure 49. Ma Figure 50. Re Figure 50. Re Figure 51. Alg	ommand Sequence for Read/Write Operations for Page Size 264 bytes aveform 1 = SPI Mode 0 Compatible. aveform 2 = SPI Mode 3 Compatible. aveform 3 = RapidS Mode 0 aveform 4 = RapidS Mode 3 cock Diagram. iffer Write iffer to Main Memory Page Program cock Diagram. ain Memory Page Read ain Memory Page to Buffer Transfer iffer Read continuous Array Read (Legacy Opcode E8h) continuous Array Read (Opcode 08h) continuous Array Read (Opcode 01h or 03h) ain Memory Page Read (Opcode D2h) iffer Read (Opcode D4h or D6h) iffer Read (Opcode D4h or D6h) iffer Read – Low Frequency (Opcode D1h or D3h) and Sector Protection Register (Opcode 32h) and Sector Lockdown Register (Opcode 35h) and Security Register (Opcode 77h) atus Register Read (Opcode D7h) anufacturer and Device Read (Opcode 9Fh)	63 64 65 66 66 66 66 66 67 77 71 71 72



Tables

Table 1. Pin Configurations	8
Table 2. Block Erase Addressing	.21
Table 3. Sector Erase Addressing	. 22
Table 4. Chip Erase Command	.23
Table 5. Operations Allowed and Not Allowed During Suspend	. 25
Table 6. Enable Sector Protection Command	. 28
Table 7. Disable Sector Protection Command	. 28
Table 8. WP Pin and Protection Status	. 29
Table 9. Sector Protection Register	. 30
Table 10. Sector 0 (0a, 0b) Sector Protection Register Byte Value	. 30
Table 11. Erase Sector Protection Register Command	.31
Table 12. Program Sector Protection Register Command	. 32
Table 13. Read Sector Protection Register Command	. 33
Table 14. Sector Lockdown Command	. 34
Table 15. Sector Lockdown Register	
Table 16. Sector 0 (0a and 0b) Sector Lockdown Register Byte Value	. 35
Table 17. Read Sector Lockdown Register Command	. 35
Table 18. Freeze Sector Lockdown	. 36
Table 19. Security Register	
Table 20. Status Register Format – Byte 1	
Table 21. Status Register Format – Byte 2	
Table 22. Buffer and Page Size Configuration Commands	
Table 23. Manufacturer and Device ID Information	
Table 24. Manufacturer and Device ID Details	.48
Table 25. EDI Data	
Table 26. Software Reset	
Table 27. Read Commands	
Table 28. Program and Erase Commands	
Table 29. Protection and Security Commands	
Table 30. Additional Commands	. 53
Table 31. Legacy Commands ^{[1][2]} · · · · · · · · · · · · · · · · · · ·	
Table 32. Detailed Bit-level Addressing Sequence for Binary Page Size (256 bytes)	
Table 33. Detailed Bit-level Addressing Sequence for Standard DataFlash Page Size (264 bytes)	. 55
Table 34 Voltage and Timing Requirements for Power-Lln/Power-Down	56



1. Description

The AT45DB641E is a 1.7 V minimum, serial-interface sequential access Flash memory ideally suited for a wide variety of digital voice, image, program code, and data storage applications. The AT45DB641E also supports the RapidS serial interface for applications requiring very high speed operation. Its 69,206,016 bits of memory are organized as 32,768 pages of 256 bytes or 264 bytes each. In addition to the main memory, the AT45DB641E also contains two SRAM buffers of 256/264 bytes each. Interleaving between both buffers can dramatically increase a system's ability to write a continuous data stream. In addition, the SRAM buffers can be used as additional system scratch pad memory, and E²PROM emulation (bit or byte alterability) can be easily handled with a self-contained three step read-modify-write operation.

Unlike conventional Flash memories that are accessed randomly with multiple address lines and a parallel interface, the DataFlash® uses a serial interface to sequentially access its data. The simple sequential access dramatically reduces active pin count, facilitates simplified hardware layout, increases system reliability, minimizes switching noise, and reduces package size. The device is optimized for use in many commercial and industrial applications where high-density, low-pin count, low-voltage, and low-power are essential.

To allow for simple in-system re-programmability, the AT45DB641E does not require high input voltages for programming. The device operates from a single 1.7 V to 3.6 V power supply for the erase and program and read operations. The AT45DB641E is enabled through the Chip Select pin ($\overline{\text{CS}}$) and accessed via a 3-wire interface consisting of the Serial Input (SI), Serial Output (SO), and the Serial Clock (SCK).

All programming and erase cycles are self-timed.



2. Pin Configurations and Pinouts




Figure 1. Pinouts

Note that the metal pad on the bottom of the DFN package is not internally connected to a voltage potential. This pad can be a "no connect" or connected to GND. Avoid the Metal Pad shorting on PCB tracks.

Table 1. Pin Configurations

Symbol	Name and Function	Asserted State	Туре
CS	Chip Select Asserting the \overline{CS} pin selects the device. When the \overline{CS} pin is deasserted, the device is deselected and placed in standby mode (not Deep Power-Down mode), and the output pin (SO) is in a high-impedance state. When the device is deselected, data are not accepted on the input pin (SI). A high-to-low transition on the \overline{CS} pin is required to start an operation and a low-to-high transition is required to end an operation. When ending an internally self-timed operation such as a program or erase cycle, the device does not enter the standby mode until the operation is completed.	Low	Input
SCK	Serial Clock This pin provides a clock to the device and is used to control the flow of data to, and from, the device. Command, address, and input data present on the SI pin are latched on the rising edge of SCK, while output data on the SO pin are clocked out on the falling edge of SCK.	_	Input
SI	Serial Input The SI pin is used to shift data into the device. The SI pin is used for all data input including command and address sequences. Data on the SI pin are latched on the rising edge of SCK. Data present on the SI pin are ignored whenever the device is deselected (CS is deasserted).	_	Input
so	Serial Output The SO pin is used to shift data out from the device. Data on the SO pin are clocked out on the falling edge of SCK. The SO pin is in a high-impedance state whenever the device is deselected (CS is deasserted).	_	Output
WP	Write Protect When the WP pin is asserted, all sectors specified for protection by the Sector Protection Register are protected against program and erase operations regardless of whether the Enable Sector Protection command has been issued or not. The WP pin functions independently of the software controlled protection method. After the WP pin goes low, the contents of the Sector Protection Register cannot be modified. If a program or erase command is issued to the device while the WP pin is asserted, the device simply ignores the command and perform no operation. The device returns to the idle state once the CS pin has been deasserted. The Enable Sector Protection command and the Sector Lockdown command, however, are recognized by the device when the WP pin is asserted. The WP pin is internally pulled-high and can be left floating if hardware controlled protection is not used. However, it is recommended that the WP pin also be externally connected to V _{CC} whenever possible.	Low	Input
RESET	Reset A low state on the reset pin (RESET) terminates the operation in progress and reset the internal state machine to an idle state. The device remains in the reset condition as long as a low level is present on the RESET pin. Normal operation can resume once the RESET pin is brought back to a high level. The device incorporates an internal power-on reset circuit, so there are no restrictions on the RESET pin during power-on sequences. If this pin and feature is not used, then it is recommended that the RESET pin be driven high externally.	Low	Input
V _{CC}	Device Power Supply The V_{CC} pin is used to supply the source voltage to the device. Operations at invalid V_{CC} voltages can produce spurious results and must not be attempted.	_	Power
GND	Ground The ground reference for the power supply. GND must be connected to the system ground.	_	Ground

3. Block Diagram




Figure 2. AT45DB641E Block Diagram

4. Memory Array

To provide optimal flexibility, the AT45DB641E memory array is divided into three levels, comprising sectors, blocks, and pages. Figure 3 shows each level and details the number of pages per sector and block. Program operations to the DataFlash can be done at the full page level or at the byte level (a variable number of bytes). The erase operations can be performed at the chip, sector, block, or page level.




Figure 3. Memory Architecture Diagram

5. Device Operation

The device operation is controlled by commands from the host processor. The list of commands and their associated opcodes are contained in Table 27 through Table 31. A valid command starts with the falling edge of CS followed by the appropriate 8-bit opcode and the desired buffer or main memory address location. While the CS pin is low, toggling the SCK pin controls the loading of the opcode and the desired buffer or main memory address location through the SI (Serial Input) pin. All commands, addresses, and data are transferred with the Most Significant Bit (MSB) first.

Three address bytes are used to address memory locations in either the main memory array or in one of the SRAM buffers. The three address bytes are comprised of a number of dummy bits and a number of actual device address bits, with the number of dummy bits varying depending on the operation being performed and the selected device page size. Buffer addressing for the standard DataFlash page size (264 bytes) is referenced in the datasheet using the terminology BFA8 - BFA0 to denote the 9 address bits required to designate a byte address within a buffer. The main memory addressing is referenced using the terminology PA14 - PA0 and BA8 - BA0, where PA14 - PA0 denotes the 15 address bits required to designate a page address, and BA8 - BA0 denotes the 9 address bits required to designate a byte address within the page. Therefore, when using the standard DataFlash page size, a total of 24 address bits are used.

For the "power of 2" binary page size (256 bytes), the buffer addressing is referenced in the datasheet using the conventional terminology BFA7 - BFA0 to denote the eight address bits required to designate a byte address within a buffer. Main memory addressing is referenced using the terminology A22 - A0, where A22 - A8 denotes the 15 address bits required to designate a page address, and A7 - A0 denotes the 8 address bits required to designate a byte address within a page. Thus, when using the binary page size, a total of 23 address bits are used.

6. Read Commands

By specifying the appropriate opcode, data can be read from the main memory or from either one of the two SRAM data buffers. The DataFlash supports RapidS protocols for Mode 0 and Mode 3. See "Detailed Bit-level Read Waveforms: RapidS Mode 0/Mode 3" on page 68 for details on the clock cycle sequences for each mode.

6.1 Continuous Array Read (Legacy Command: E8h Opcode)

By supplying an initial starting address for the main memory array, the Continuous Array Read command can be used to sequentially read a continuous stream of data from the device by providing a clock signal; no additional addressing information or control signals need to be provided. The DataFlash incorporates an internal address counter that automatically increments on every clock cycle, allowing one continuous read from memory to be performed without the need for additional address sequences. To perform a Continuous Array Read using the standard DataFlash page size (264 bytes), an opcode of E8h must be clocked into the device followed by three address bytes (which comprise the 24-bit page and byte address sequence) and four dummy bytes. The first 15 bits (PA14 - PA0) of the 24-bit address sequence specify which page of the main memory array to read and the last 9 (BA8 - BA0) of the 24-bit address sequence specify the starting byte address within the page. To perform a Continuous Array Read using the binary page size (256 bytes), an opcode of E8h must be clocked into the device followed by three address bytes and four dummy bytes. The first 15 bits (A22 - A8) of the 23-bit address sequence specify which page of the main memory array to read and the last 8 bits (A7 - A0) of the 23-bit address sequence specify the starting byte address within the page. The dummy bytes that follow the address bytes are needed to initialize the read operation. Following the dummy bytes, additional clock pulses on the SCK pin result in data being output on the SO (serial output) pin.

The CS pin must remain low during the loading of the opcode, the address bytes, the dummy bytes, and the reading of data. When the end of a page in the main memory is reached during a Continuous Array Read, the device continues reading at the beginning of the next page with no delays incurred during the page boundary crossover (the crossover from the end of one page to the beginning of the next page). When the last bit in the main memory array has been read, the device continues reading back at the beginning of the first page of memory. As with crossing over page boundaries, no delays are incurred when wrapping around from the end of the array to the beginning of the array.

A low-to-high transition on the $\overline{\text{CS}}$ pin terminates the read operation and tri-state the output pin (SO). The maximum SCK frequency allowable for the Continuous Array Read is defined by the f_{CAR1} specification. The Continuous Array Read bypasses the data buffers and leaves the contents of the buffers unchanged.

Warning: This command is not recommended for new designs.



6.2 Continuous Array Read (High Frequency Mode: 1Bh Opcode)

This command can be used to read the main memory array sequentially at the highest possible operating clock frequency up to the maximum specified by f_{CAR4}. To perform a Continuous Array Read using the standard DataFlash page size (264 bytes), the $\overline{\text{CS}}$ pin must first be asserted, and then an opcode of 1Bh must be clocked into the device followed by three address bytes and two dummy bytes. The first 15 bits (PA14 - PA0) of the 24-bit address sequence specify which page of the main memory array to read and the last 9 bits (BA8 - BA0) of the 24-bit address sequence

specify the starting byte address within the page. To perform a Continuous Array Read using the binary page size (256 bytes), the opcode 1Bh must be clocked into the device followed by three address bytes (A22 - A0) and two dummy bytes. Following the dummy bytes, additional clock pulses on the SCK pin result in data being output on the SO (Serial Output) pin.

The CS pin must remain low during the loading of the opcode, the address bytes, the dummy bytes, and the reading of data. When the end of a page in the main memory is reached during a Continuous Array Read, the device continues reading at the beginning of the next page with no delays incurred during the page boundary crossover (the crossover from the end of one page to the beginning of the next page). When the last bit in the main memory array has been read, the device continues reading back at the beginning of the first page of memory. As with crossing over page boundaries, no delays are incurred when wrapping around from the end of the array to the beginning of the array.

A low-to-high transition on the $\overline{\text{CS}}$ pin terminates the read operation and tri-state the output pin (SO). The maximum SCK frequency allowable for the Continuous Array Read is defined by the f_{CAR4} specification. The Continuous Array Read bypasses both data buffers and leaves the contents of the buffers unchanged.

6.3 Continuous Array Read (High Frequency Mode: 0Bh Opcode)

This command can be used to read the main memory array sequentially at higher clock frequencies up to the maximum specified by f_{CAR1} . To perform a Continuous Array Read using the standard DataFlash page size (264 bytes), the \overline{CS} pin must first be asserted, and then an opcode of 0Bh must be clocked into the device followed by three address bytes and

one dummy byte. The first 15 bits (PA14 - PA0) of the 24-bit address sequence specify which page of the main memory array to read and the last 9 bits (BA8 - BA0) of the 24-bit address sequence specify the starting byte address within the page. To perform a Continuous Array Read using the binary page size (256 bytes), the opcode 0Bh must be clocked into the device followed by three address bytes (A22 - A0) and one dummy byte. Following the dummy byte, additional clock pulses on the SCK pin result in data being output on the SO pin.

The CS pin must remain low during the loading of the opcode, the address bytes, the dummy byte, and the reading of data. When the end of a page in the main memory is reached during a Continuous Array Read, the device continues reading at the beginning of the next page with no delays incurred during the page boundary crossover (the crossover from the end of one page to the beginning of the next page). When the last bit in the main memory array has been read, the device continues reading back at the beginning of the first page of memory. As with crossing over page boundaries, no delays are incurred when wrapping around from the end of the array to the beginning of the array.

A low-to-high transition on the $\overline{\text{CS}}$ pin terminates the read operation and tri-state the output pin (SO). The maximum SCK frequency allowable for the Continuous Array Read is defined by the f_{CAR1} specification. The Continuous Array Read bypasses both data buffers and leaves the contents of the buffers unchanged.



6.4 Continuous Array Read (Low Frequency Mode: 03h Opcode)

This command can be used to read the main memory array sequentially at lower clock frequencies up to maximum specified by f_{CAR2} . Unlike the previously described read commands, this Continuous Array Read command for the lower clock frequencies does not require the clocking in of dummy bytes after the address byte sequence. To perform a Continuous Array Read using the standard DataFlash page size (264 bytes), the \overline{CS} pin must first be asserted, and then an opcode of 03h must be clocked into the device followed by three address bytes. The first 15 bits (PA14 - PA0) of the 24-bit address sequence specify which page of the main memory array to read and the last 9 bits (BA8 - BA0) of the address sequence specify the starting byte address within the page. To perform a Continuous Array Read using the binary page size (256 bytes), the opcode 03h must be clocked into the device followed by three address bytes (A22 - A0). Following the address bytes, additional clock pulses on the SCK pin result in data being output on the SO pin.

The $\overline{\text{CS}}$ pin must remain low during the loading of the opcode, the address bytes, and the reading of data. When the end of a page in the main memory is reached during a Continuous Array Read, the device continues reading at the beginning of the next page with no delays incurred during the page boundary crossover (the crossover from the end of one page to the beginning of the next page). When the last bit in the main memory array has been read, the device continues reading back at the beginning of the first page of memory. As with crossing over page boundaries, no delays are incurred when wrapping around from the end of the array to the beginning of the array.

A low-to-high transition on the \overline{CS} pin terminates the read operation and tri-state the output pin (SO). The maximum SCK frequency allowable for the Continuous Array Read is defined by the f_{CAR2} specification. The Continuous Array Read bypasses both data buffers and leaves the contents of the buffers unchanged.

6.5 Continuous Array Read (Low Power Mode: 01h Opcode)

This command is ideal for applications that want to minimize power consumption and do not need to read the memory array at high frequencies. Like the 03h opcode, this Continuous Array Read command allows reading the main memory array sequentially without the need for dummy bytes to be clocked in after the address byte sequence. The memory can be read at clock frequencies up to maximum specified by f_{CAR3}. To perform a Continuous Array Read using the standard DataFlash page size (264 bytes), the \overline{CS} pin must first be asserted, and then an opcode of 01h must be clocked into the device followed by three address bytes. The first 15 bits (PA14 - PA0) of the 24-bit address sequence specify which page of the main memory array to read and the last 9 bits (BA8 - BA0) of the 24-bit address sequence specify the starting byte address within the page. To perform a Continuous Array Read using the binary page size (256 bytes), the opcode 01h must be clocked into the device followed by three address bytes (A22 - A0). Following the address bytes, additional clock pulses on the SCK pin result in data being output on the SO pin.

The $\overline{\text{CS}}$ pin must remain low during the loading of the opcode, the address bytes, and the reading of data. When the end of a page in the main memory is reached during a Continuous Array Read, the device continues reading at the beginning of the next page with no delays incurred during the page boundary crossover (the crossover from the end of one page to the beginning of the next page). When the last bit in the main memory array has been read, the device continues reading back at the beginning of the first page of memory. As with crossing over page boundaries, no delays are incurred when wrapping around from the end of the array to the beginning of the array.

A low-to-high transition on the $\overline{\text{CS}}$ pin terminates the read operation and tri-state the output pin (SO). The maximum SCK frequency allowable for the Continuous Array Read is defined by the f_{CAR3} specification. The Continuous Array Read bypasses both data buffers and leaves the contents of the buffers unchanged.



6.6 Main Memory Page Read

A Main Memory Page Read allows the reading of data directly from a single page in the main memory, bypassing both of the data buffers and leaving the contents of the buffers unchanged. To start a page read using the standard DataFlash page size (264 bytes), an opcode of D2h must be clocked into the device followed by three address bytes (which comprise the 24-bit page and byte address sequence) and four dummy bytes. The first 15 bits (PA14 - PA0) of the 24-bit address sequence specify the page in main memory to be read and the last 9 bits (BA8 - BA0) of the 24-bit address sequence specify the starting byte address within that page. To start a page read using the binary page size (256 bytes), the opcode D2h must be clocked into the device followed by three address bytes and four dummy bytes. The first 15 bits (A22 - A8) of the 23-bit address sequence specify which page of the main memory array to read, and the last 8 bits (A7 - A0) of the 23-bit address sequence specify the starting byte address within that page. The dummy bytes that follow the address bytes are sent to initialize the read operation. Following the dummy bytes, the additional pulses on SCK result in data being output on the SO (serial output) pin.

The CS pin must remain low during the loading of the opcode, the address bytes, the dummy bytes, and the reading of data. Unlike the Continuous Array Read command, when the end of a page in main memory is reached, the device continues reading back at the beginning of the same page rather than the beginning of the next page.

A low-to-high transition on the $\overline{\text{CS}}$ pin terminates the read operation and tri-state the output pin (SO). The maximum SCK frequency allowable for the Main Memory Page Read is defined by the f_{SCK} specification. The Main Memory Page Read bypasses both data buffers and leaves the contents of the buffers unchanged.

6.7 Buffer Read

The SRAM data buffers can be accessed independently from the main memory array, and using the Buffer Read command allows data to be sequentially read directly from either one of the buffers. Four opcodes, D4h or D1h for Buffer 1 and D6h or D3h for Buffer 2, can be used for the Buffer Read command. The use of each opcode depends on the maximum SCK frequency used to read data from the buffers. The D4h and D6h opcode can be used at any SCK frequency up to the maximum specified by f_{CAR1} while the D1h and D3h opcode can be used for lower frequency read operations up to the maximum specified by f_{CAR2}.

To perform a Buffer Read using the standard DataFlash buffer size (264 bytes), the opcode must be clocked into the device followed by three address bytes comprised of 15 dummy bits and 9 buffer address bits (BFA8 - BFA0). To perform a Buffer Read using the binary buffer size (256 bytes), the opcode must be clocked into the device followed by three address bytes comprised of 16 dummy bits and 8 buffer address bits (BFA7 - BFA0). Following the address bytes, one dummy byte must be clocked into the device to initialize the read operation if using opcodes D4h or D6h. The $\overline{\text{CS}}$ pin must remain low during the loading of the opcode, the address bytes, the dummy byte (if using opcodes D4h or D6h), and the reading of data. When the end of a buffer is reached, the device continues reading back at the beginning of the buffer. A low-to-high transition on the $\overline{\text{CS}}$ pin terminates the read operation and tri-state the output pin (SO).



7. Program and Erase Commands

7.1 Buffer Write

Using the Buffer Write command allows data clocked in from the SI pin to be written directly into either one of the SRAM data buffers.

To load data into a buffer using the standard DataFlash buffer size (264 bytes), an opcode of 84h for Buffer 1 or 87h for Buffer 2 must be clocked into the device followed by three address bytes comprised of 15 dummy bits and 9 buffer address bits (BFA8 - BFA0). The 9 buffer address bits specify the first byte in the buffer to be written.

To load data into a buffer using the binary buffer size (256 bytes), an opcode of 84h for Buffer 1 or 87h for Buffer 2, must be clocked into the device followed by 16 dummy bits and 8 buffer address bits (BFA7 - BFA0). The 8 buffer address bits specify the first byte in the buffer to be written.

After the last address byte has been clocked into the device, data can then be clocked in on subsequent clock cycles. If the end of the data buffer is reached, the device wraps around to the beginning of the buffer. Data continue to be loaded into the buffer until a low-to-high transition is detected on the \overline{CS} pin.

7.2 Buffer to Main Memory Page Program with Built-In Erase

The Buffer to Main Memory Page Program with Built-In Erase command allows data that is stored in one of the SRAM buffers to be written into an erased or programmed page in the main memory array. It is not necessary to pre-erase the page in main memory to be written because this command automatically erases the selected page prior to the program cycle.

To perform a Buffer to Main Memory Page Program with Built-In Erase using the standard DataFlash page size (264 bytes), an opcode of 83h for Buffer 1 or 86h for Buffer 2 must be clocked into the device followed by three address bytes comprised of 15 page address bits (PA14 - PA0) that specify the page in the main memory to be written, and 9 dummy bits.

To perform a Buffer to Main Memory Page Program with Built-In Erase using the binary page size (256 bytes), an opcode of 83h for Buffer 1 or 86h for Buffer 2 must be clocked into the device followed by three address bytes comprised of 1 dummy bit, 15 page address bits (A22 - A8) that specify the page in the main memory to be written, and 8 dummy bits.

When a low-to-high transition occurs on the \overline{CS} pin, the device first erases the selected page in main memory (the erased state is a Logic 1) and then program the data stored in the appropriate buffer into that same page in main memory. Both the erasing and the programming of the page are internally self-timed and takes place in a maximum time of t_{EP}. During this time, the RDY/BUSY bit in the Status Register indicates that the device is busy.

The device also incorporates an intelligent erase and program algorithm that can detect when a byte location fails to erase or program properly. If an erase or programming error arises, it is indicated by the EPE bit in the Status Register.



7.3 Buffer to Main Memory Page Program without Built-In Erase

The Buffer to Main Memory Page Program without Built-In Erase command allows data that is stored in one of the SRAM buffers to be written into a pre-erased page in the main memory array. It is necessary that the page in main memory to be written be previously erased in order to avoid programming errors.

To perform a Buffer to Main Memory Page Program without Built-In Erase using the standard DataFlash page size (264 bytes), an opcode of 88h for Buffer 1 or 89h for Buffer 2 must be clocked into the device followed by three address bytes comprised of 15 page address bits (PA14 - PA0) that specify the page in the main memory to be written, and 9 dummy bits.

To perform a Buffer to Main Memory Page Program using the binary page size (256 bytes), an opcode of 88h for Buffer 1 or 89h for Buffer 2 must be clocked into the device followed by three address bytes comprised of 1 dummy bit, 15 page address bits (A22 - A8) that specify the page in the main memory to be written, and 8 dummy bits.

When a low-to-high transition occurs on the $\overline{\text{CS}}$ pin, the device programs the data stored in the appropriate buffer into the specified page in the main memory. The page in main memory that is being programmed must have been previously erased using one of the erase commands (Page Erase, Block Erase, Sector Erase, or Chip Erase). The programming of the page is internally self-timed and takes place in a maximum time of t_p . During this time, the RDY/BUSY bit in the Status Register indicates that the device is busy.

The device also incorporates an intelligent programming algorithm that can detect when a byte location fails to program properly. If a programming error arises, it is indicated by the EPE bit in the Status Register.

7.4 Main Memory Page Program through Buffer with Built-In Erase

The Main Memory Page Program through Buffer with Built-In Erase command combines the Buffer Write and Buffer to Main Memory Page Program with Built-In Erase operations into a single operation to help simplify application firmware development. With the Main Memory Page Program through Buffer with Built-In Erase command, data is first clocked into either Buffer 1 or Buffer 2, the addressed page in memory is then automatically erased, and then the contents of the appropriate buffer are programmed into the just-erased main memory page.

To perform a Main Memory Page Program through Buffer using the standard DataFlash page size (264 bytes), an opcode of 82h for Buffer 1 or 85h for Buffer 2 must first be clocked into the device followed by three address bytes comprised of 15 page address bits (PA14 - PA0) that specify the page in the main memory to be written, and 9 buffer address bits (BFA8 - BFA0) that select the first byte in the buffer to be written.

To perform a Main Memory Page Program through Buffer using the binary page size (256 bytes), an opcode of 82h for Buffer 1 or 85h for Buffer 2 must first be clocked into the device followed by three address bytes comprised of 1 dummy bit, 15 page address bits (A22 - A8) that specify the page in the main memory to be written, and 8 buffer address bits (BFA7 - BFA0) that select the first byte in the buffer to be written.

After all address bytes have been clocked in, the device takes data from the input pin (SI) and stores it in the specified data buffer. If the end of the buffer is reached, the device wraps around to the beginning of the buffer. When there is a low-to-high transition on the $\overline{\text{CS}}$ pin, the device first erases the selected page in main memory (the erased state is a Logic 1) and then program the data stored in the buffer into that main memory page. Both the erasing and the programming of the page are internally self-timed and takes place in a maximum time of t_{EP} . During this time, the RDY/BUSY bit in the Status Register indicates that the device is busy.

The device also incorporates an intelligent erase and programming algorithm that can detect when a byte location fails to erase or program properly. If an erase or program error arises, it is indicated by the EPE bit in the Status Register.



7.5 Main Memory Byte/Page Program through Buffer 1 without Built-In Erase

The Main Memory Byte/Page Program through Buffer 1 without Built-In Erase command combines both the Buffer Write and Buffer to Main Memory Program without Built-In Erase operations to allow any number of bytes (1 to 256/264 bytes) to be programmed directly into previously erased locations in the main memory array. With the Main Memory Byte/Page Program through Buffer 1 without Built-In Erase command, data are first clocked into Buffer 1, and then only the bytes clocked into the buffer are programmed into the pre-erased byte locations in main memory. Multiple bytes up to the page size can be entered with one command sequence.

To perform a Main Memory Byte/Page Program through Buffer 1 using the standard DataFlash page size (264 bytes), an opcode of 02h must first be clocked into the device followed by three address bytes comprised of 15 page address bits (PA14 - PA0) that specify the page in the main memory to be written, and 9 buffer address bits (BFA8 - BFA0) that select the first byte in the buffer to be written. After all address bytes are clocked in, the device takes data from the input pin (SI) and stores them in Buffer 1. Any number of bytes (1 to 264) can be entered. If the end of the buffer is reached, then the device wraps around to the beginning of the buffer.

To perform a Main Memory Byte/Page Program through Buffer 1 using the binary page size (256 bytes), an opcode of 02h for Buffer 1 using must first be clocked into the device followed by three address bytes comprised of 1 dummy bit, 15 page address bits (A22 - A8) that specify the page in the main memory to be written, and 8 buffer address bits (BFA7 - BFA0) that selects the first byte in the buffer to be written. After all address bytes are clocked in, the device takes data from the input pin (SI) and stores them in Buffer 1. Any number of bytes (1 to 256) can be entered. If the end of the buffer is reached, then the device wraps around to the beginning of the buffer. When using the binary page size, the page and buffer address bits correspond to a 23-bit logical address (A22-A0) in the main memory.

After all data bytes have been clocked into the device, a low-to-high transition on the \overline{CS} pin starts the program operation in which the device programs the data stored in Buffer 1 into the main memory array. Only the data bytes clocked into the device are programmed into the main memory.

Example: If only two data bytes were clocked into the device, then only two bytes are programmed into main memory and the remaining bytes in the memory page remain in their previous state.

The CS pin must be deasserted on a byte boundary (multiples of eight bits); otherwise, the operation is aborted, and no data are programmed. The programming of the data bytes is internally self-timed and takes place in a maximum time of t_P (the program time is a multiple of the t_{BP} time depending on the number of bytes being programmed). During this time, the RDY/BUSY bit in the Status Register indicates that the device is busy.

The device also incorporates an intelligent programming algorithm that can detect when a byte location fails to program properly. If a programming error arises, it is indicated by the EPE bit in the Status Register.



7.6 Read-Modify-Write

A completely self-contained read-modify-write operation can be performed to reprogram any number of sequential bytes in a page in the main memory array without affecting the rest of the bytes in the same page. This command allows the device to easily emulate an EEPROM by providing a method to modify a single byte or more in the main memory in a single operation, without the need for pre-erasing the memory or the need for any external RAM buffers. The Read-Modify-Write command is essentially a combination of the Main Memory Page to Buffer Transfer, Buffer Write, and Buffer to Main Memory Page Program with Built-in Erase commands.

To perform a Read-Modify-Write using the standard DataFlash page size (264 bytes), an opcode of 58h for Buffer 1 or 59h for Buffer 2 must be clocked into the device followed by three address bytes comprised of 15 page address bits (PA14 - PA0) that specify the page in the main memory to be written, and 9 byte address bits (BA8 - BA0) that designate the starting byte address within the page to reprogram.

To perform a Read-Modify-Write using the binary page size (256 bytes), an opcode of 58h for Buffer 1 or 59h for Buffer 2 must be clocked into the device followed by three address bytes comprised of 1 dummy bit, 15 page address bits (A22 - A8) that specify the page in the main memory to be written, and 8 byte address bits (A7 - A0) designate the starting byte address within the page to reprogram.

After the address bytes have been clocked in, any number of sequential data bytes from one to 256/264 bytes can be clocked into the device. If the end of the buffer is reached when clocking in data, the device wraps around to the beginning of the buffer. After all data bytes have been clocked into the device, a low-to-high transition on the CS pin starts the self-contained, internal read-modify-write operation. Only the data bytes that were clocked into the device are reprogrammed in the main memory.

Example: If only one data byte was clocked into the device, then only one byte in main memory is reprogrammed and the remaining bytes in the main memory page remain in their previous state.

The CS pin must be deasserted on a byte boundary (multiples of eight bits); otherwise, the operation is aborted, and no data are programmed. The reprogramming of the data bytes is internally self-timed and takes place in a maximum time of t_P. During this time, the RDY/BUSY bit in the Status Register indicates that the device is busy.

The device also incorporates an intelligent erase and programming algorithm that can detect when a byte location fails to erase or program properly. If an erase or program error arises, it is indicated by the EPE bit in the Status Register.

Note: The Read-Modify-Write command uses the same opcodes as the Auto Page Rewrite command. If no data bytes are clocked into the device, the device performs an Auto Page Rewrite operation. See "Auto Page Rewrite" on page 39 for more details.



7.7 Page Erase

The Page Erase command can be used to individually erase any page in the main memory array allowing the Buffer to Main Memory Page Program without Built-In Erase command or the Main Memory Byte/Page Program through Buffer 1 command to be used at a later time.

To perform a Page Erase with the standard DataFlash page size (264 bytes), an opcode of 81h must be clocked into the device followed by three address bytes comprised of 15 page address bits (PA14 - PA0) that specify the page in the main memory to be erased, and 9 dummy bits.

To perform a Page Erase with the binary page size (256 bytes), an opcode of 81h must be clocked into the device followed by three address bytes comprised of 1 dummy bit, 15 page address bits (A22 - A8) that specify the page in the main memory to be erased, and 8 dummy bits.

When a low-to-high transition occurs on the \overline{CS} pin, the device erases the selected page (the erased state is a Logic 1). The erase operation is internally self-timed and takes place in a maximum time of t_{PE} . During this time, the RDY/BUSY bit in the Status Register indicates that the device is busy.

The device also incorporates an intelligent erase algorithm that can detect when a byte location fails to erase properly. If an erase error arises, it is indicated by the EPE bit in the Status Register.



7.8 Block Erase

The Block Erase command can be used to erase a block of eight pages at one time. This command is useful when needing to pre-erase larger amounts of memory and is more efficient than issuing eight separate Page Erase commands.

To perform a Block Erase with the standard DataFlash page size (264 bytes), an opcode of 50h must be clocked into the device followed by three address bytes comprised of 12 page address bits (PA14 - PA3), and 12 dummy bits. The 12 page address bits are used to specify which block of 8 pages is to be erased.

To perform a Block Erase with the binary page size (256 bytes), an opcode of 50h must be clocked into the device followed by three address bytes comprised of 1 dummy bit, 12 page address bits (A22 - A11), and 11 dummy bits. The 12 page address bits are used to specify which block of 8 pages is to be erased.

When a low-to-high transition occurs on the $\overline{\text{CS}}$ pin, the device erases the selected block of eight pages. The erase operation is internally self-timed and takes place in a maximum time of t_{BE} . During this time, the RDY/BUSY bit in the Status Register indicates that the device is busy.

The device also incorporates an intelligent erase algorithm that can detect when a byte location fails to erase properly. If an erase error arises, it is indicated by the EPE bit in the Status Register.

PA14 PA13 **PA12** PA11/ **PA10** PA9/ **PA8/** PA7/ PA6/ PA4/ PA3/ PA2/ PA1/ PA0/ PA5/ **Block** /A22 /A21 /A20 A19 /A18 A17 A16 A15 A14 A13 A12 A11 A10 Α9 **A8** Χ Χ Χ Χ Χ Х Χ Χ Χ Χ Χ Χ • Χ Χ Х Χ Χ Χ Χ Χ Χ Χ Χ Χ

Table 2. Block Erase Addressing

7.9 Sector Erase

The Sector Erase command can be used to individually erase any sector in the main memory.

The main memory array is comprised of 33 sectors, and only one sector can be erased at a time. To perform an erase of Sector 0a or Sector 0b with the standard DataFlash page size (264 bytes), an opcode of 7Ch must be clocked into the device followed by three address bytes comprised of 12 page address bits (PA14 - PA3), and 12 dummy bits. To perform a Sector 1-31 erase, an opcode of 7Ch must be clocked into the device followed by three address bytes comprised of 5 page address bits (PA14 - PA10), and 19 dummy bits.

To perform a Sector 0a or Sector 0b erase with the binary page size (256 bytes), an opcode of 7Ch must be clocked into the device followed by three address bytes comprised of 1 dummy bit, 12 page address bits (A22 - A11), and 11 dummy bits. To perform a Sector 1-31 erase, an opcode of 7Ch must be clocked into the device followed by 1 dummy bit, 5 page address bits (A22 - A18), and 18 dummy bits.

The page address bits are used to specify any valid address location within the sector to be erased. When a low-to high transition occurs on the $\overline{\text{CS}}$ pin, the device erases the selected sector. The erase operation is internally self-timed and takes place in a maximum time of t_{SE} . During this time, the RDY/BUSY bit in the Status Register indicates that the device is busy.

The device also incorporates an intelligent algorithm that can detect when a byte location fails to erase properly. If an erase error arises, it is indicated by the EPE bit in the Status Register.

PA14 PA13 PA12 PA10 PA11/ PA9/ **PA8/** PA7/ PA6/ PA5/ PA4/ PA3/ PA2/ PA1/ PA0/ Sector A16 A15 A13 /A22 A19 A17 A14 A12 A11 A10 **A9 A8** /A21 /A20 /A18 0 0 0 0 0 0 0 0 0 0 0 0 Х Х Χ 0a 0 0 0 0 0 0 0 0 0 0 0 1 Х Х Χ ۸h 0 0 0 Χ Х Χ Χ Х Х Х Χ Χ Х 0 1 1 Χ Х 0 0 1 0 Χ Χ Х Χ Х Х Х Χ 2 0 • . Х 1 1 0 0 Χ Х Х Х Х Х Χ Х Χ 1 28 1 1 1 Χ Χ Χ Χ Χ Χ Χ Χ 1 0 Χ Χ 29 Χ 1 1 1 1 0 Х Х Х Χ Х Х Χ Х Χ 30 1 1 1 1 1 Х Χ Χ Х Χ Х Χ Χ Х Х 31

Table 3. Sector Erase Addressing

7.10 Chip Erase

The Chip Erase command allows the entire main memory array to be erased can be erased at one time.

To execute the Chip Erase command, a 4-byte command sequence of C7h, 94h, 80h, and 9Ah must be clocked into the device. Since the entire memory array is to be erased, no address bytes need to be clocked into the device, and any data clocked in after the opcode are ignored. After the last bit of the opcode sequence has been clocked in, the $\overline{\text{CS}}$ pin must be deasserted to start the erase process. The erase operation is internally self-timed and takes place in a time of t_{CE} . During this time, the RDY/BUSY bit in the Status Register indicates that the device is busy.

The Chip Erase command does not affect sectors that are protected or locked down; the contents of those sectors remain unchanged. Only those sectors that are not protected or locked down are erased.

The WP pin can be asserted while the device is erasing, but protection is not activated until the internal erase cycle completes.

The device also incorporates an intelligent algorithm that can detect when a byte location fails to erase properly. If an erase error arises, it is indicated by the EPE bit in the Status Register.

Table 4. Chip Erase Command

Command	Byte 1	Byte 2	Byte 3	Byte 4
Chip Erase	C7h	94h	80h	9Ah




Figure 4. Chip Erase

7.11 Program/Erase Suspend

In some code and data storage applications, it is not be possible for the system to wait the milliseconds required for the Flash memory to complete a program or erase cycle. The Program/Erase Suspend command allows a program or erase operation in progress to a particular 256 KB sector of the main memory array to be suspended so that other device operations can be performed.

Example:By suspending an erase operation to a particular sector, the system can perform functions such as a program or read operation within a different 256 KB sector. Other device operations, such as Read Status Register, can also be performed while a program or erase operation is suspended.

To perform a Program/Erase Suspend, an opcode of B0h must be clocked into the device. No address bytes need to be clocked into the device, and any data clocked in after the opcode are ignored. When the $\overline{\text{CS}}$ pin is deasserted, the program or erase operation currently in progress is suspended within a time of t_{SUSP} . One of the Program Suspend bits (PS1 or PS2) or the Erase Suspend bit (ES) in the Status Register is then set to the Logic 1 state. In addition, the RDY/BUSY bit in the Status Register indicates that the device is ready for another operation.

Read operations are not allowed to a 256 KB sector that has had its program or erase operation suspended. If a read is attempted to a suspended sector, then the device outputs undefined data. Thus, when performing a Continuous Array Read operation and the device's internal address counter increments and crosses the sector boundary to a suspended sector, the device then starts outputting undefined data continuously until the address counter increments and crosses a sector boundary to an unsuspended sector.

A program operation is not allowed to a sector that has been erase suspended. If a program operation is attempted to an erase suspended sector, then the program operation aborts.

During an Erase Suspend, a program operation to a different 256KB sector can be started and subsequently suspended. This results in a simultaneous Erase Suspend/Program Suspend condition and is indicated by the states of both the ES and PS1 or PS2 bits in the Status Register being set to a Logic 1.

If a Reset command is performed, or if the RESET pin is asserted while a sector is erase suspended, then the suspend operation is aborted and the contents of the sector is left in an undefined state. However, if a reset is performed while a page is program or erase suspended, the suspend operation aborts but only the contents of the page that was being programmed or erased are undefined; the remaining pages in the 256KB sector retain their previous contents.



Table 5. Operations Allowed and Not Allowed During Suspend

Command	Operation During Program Suspend in Buffer 1 (PS1)	Operation During Program Suspend in Buffer 2 (PS2)	Operation During Erase Suspend (ES)
	Read Commands		•
Read Array (All Opcodes)	Allowed	Allowed	Allowed
Read Buffer 1 (All Opcodes)	Allowed	Allowed	Allowed
Read Buffer 2 (All Opcodes)	Allowed	Allowed	Allowed
	Program and Erase Com	mands	
Buffer 1 Write	Not Allowed	Allowed	Allowed
Buffer 2 Write	Allowed	Not Allowed	Allowed
Buffer 1 to Memory Program w/ Erase	Not Allowed	Not Allowed	Not Allowed
Buffer 2 to Memory Program w/ Erase	Not Allowed	Not Allowed	Not Allowed
Buffer 1 to Memory Program w/o Erase	Not Allowed	Not Allowed	Allowed
Buffer 2 to Memory Program w/o Erase	Not Allowed	Not Allowed	Allowed
Memory Program through Buffer 1 w/ Erase	Not Allowed	Not Allowed	Not Allowed
Memory Program through Buffer 2 w/ Erase	Not Allowed	Not Allowed	Not Allowed
Memory Program through Buffer 1 w/o Erase	Not Allowed	Not Allowed	Allowed
Auto Page Rewrite through Buffer 1	Not Allowed	Not Allowed	Not Allowed
Auto Page Rewrite through Buffer 2	Not Allowed	Not Allowed	Not Allowed
Read-Modify-Write through Buffer 1	Not Allowed	Not Allowed	Not Allowed
Read-Modify-Write through Buffer 2	Not Allowed	Not Allowed	Not Allowed
Page Erase	Not Allowed	Not Allowed	Not Allowed
Block Erase	Not Allowed	Not Allowed	Not Allowed
Sector Erase	Not Allowed	Not Allowed	Not Allowed
Chip Erase	Not Allowed	Not Allowed	Not Allowed
	Protection and Security Co	ommands	•
Enable Sector Protection	Not Allowed	Not Allowed	Not Allowed
Disable Sector Protection	Not Allowed	Not Allowed	Not Allowed
Erase Sector Protection Register	Not Allowed	Not Allowed	Not Allowed
Program Sector Protection Register	Not Allowed	Not Allowed	Not Allowed
Read Sector Protection Register	Allowed	Allowed	Allowed
Sector Lockdown	Not Allowed	Not Allowed	Not Allowed
Read Sector Lockdown	Allowed	Allowed	Allowed
Freeze Sector Lockdown State	Not Allowed	Not Allowed	Not Allowed
Program Security Register	Not Allowed	Not Allowed	Not Allowed
Read Security Register	Allowed	Allowed	Allowed
	Additional Comman	ds	•
Main Memory to Buffer 1 Transfer	Not Allowed	Allowed	Allowed
Main Memory to Buffer 2 Transfer	Allowed	Not Allowed	Allowed

Table 5. Operations Allowed and Not Allowed During Suspend (Continued)

Command	Operation During Program Suspend in Buffer 1 (PS1)	Operation During Program Suspend in Buffer 2 (PS2)	Operation During Erase Suspend (ES)
Main Memory to Buffer 1 Compare	Not Allowed	Allowed	Allowed
Main Memory to Buffer 2 Compare	Allowed	Not Allowed	Allowed
Enter Deep Power-Down	Not Allowed	Not Allowed	Not Allowed
Resume from Deep Power-Down	Not Allowed	Not Allowed	Not Allowed
Enter Ultra-Deep Power-Down mode	Not Allowed	Not Allowed	Not Allowed
Read Configuration Register	Allowed	Allowed	Allowed
Read Status Register	Allowed	Allowed	Allowed
Read Manufacturer and Device ID	Allowed	Allowed	Allowed
Reset (via Hardware or Software)	Allowed	Allowed	Allowed

7.12 Program/Erase Resume

The Program/Erase Resume command allows a suspended program or erase operation to be resumed and continue where it left off.

To perform a Program/Erase Resume, an opcode of D0h must be clocked into the device. No address bytes need to be clocked into the device, and any data clocked in after the opcode are ignored. When the $\overline{\text{CS}}$ pin is deasserted, the program or erase operation currently suspended is resumed within a time of t_{RES} . The PS1 bit, PS2 bit, or ES bit in the Status Register are then reset back to a Logic 0 state to indicate that the program or erase operation is no longer suspended. In addition, the RDY/BUSY bit in the Status Register indicates that the device is busy performing a program or erase operation.

During a simultaneous Erase Suspend/Program Suspend condition, issuing the Program/Erase Resume command results in the program operation resuming first. After the program operation has been completed, the Program/Erase Resume command must be issued again in order for the erase operation to be resumed.

While the device is busy resuming a program or erase operation, any attempts at issuing the Program/Erase Suspend command are ignored. Thus, if a resumed program or erase operation needs to be subsequently suspended again, the system must either wait the entire t_{RES} time before issuing the Program/Erase Suspend command, or it must check the status of the RDY/BUSY bit or the appropriate PS1, PS2, or ES bit in the Status Register to determine if the previously suspended program or erase operation has resumed.

8. Sector Protection

Two protection methods, hardware and software controlled, are provided for protection against inadvertent or erroneous program and erase cycles. The software controlled method relies on the use of software commands to enable and disable sector protection while the hardware controlled method employs the use of the Write Protect (\overline{WP}) pin. The selection of which sectors that are to be protected or unprotected against program and erase operations is specified in the Nonvolatile Sector Protection Register. The status of whether or not sector protection has been enabled or disabled by either the software or the hardware controlled methods can be determined by checking the Status Register.

8.1 Software Sector Protection

Software controlled protection is useful in applications in which the $\overline{\text{WP}}$ pin is not or cannot be controlled by a host processor. In such instances, the $\overline{\text{WP}}$ pin can be left floating (the $\overline{\text{WP}}$ pin is internally pulled high) and sector protection can be controlled using the Enable Sector Protection and Disable Sector Protection commands.

If the device is power cycled, then the software controlled protection is disabled. Once the device is powered up, the Enable Sector Protection command must be reissued if sector protection is desired and if the $\overline{\text{WP}}$ pin is not used.



8.1.1 Enable Sector Protection

Sectors specified for protection in the Sector Protection Register can be protected from program and erase operations by issuing the Enable Sector Protection command. To enable the sector protection, a 4-byte command sequence of 3Dh, 2Ah, 7Fh, and A9h must be clocked into the device. After the last bit of the opcode sequence has been clocked in, the $\overline{\text{CS}}$ pin must be deasserted to enable the Sector Protection.

Table 6. Enable Sector Protection Command

Command	Byte 1	Byte 2	Byte 3	Byte 4
Enable Sector Protection	3Dh	2Ah	7Fh	A9h




Figure 5. Enable Sector Protection

8.1.2 Disable Sector Protection

To disable the sector protection, a 4-byte command sequence of 3Dh, 2Ah, 7Fh, and 9Ah must be clocked into the device. After the last bit of the opcode sequence has been clocked in, the $\overline{\text{CS}}$ pin must be deasserted to disable the sector protection.

Table 7. Disable Sector Protection Command

Command	Byte 1	Byte 2	Byte 3	Byte 4
Disable Sector Protection	3Dh	2Ah	7Fh	9Ah




Figure 6. Disable Sector Protection

8.2 Hardware Controlled Protection

Sectors specified for protection in the Sector Protection Register and the Sector Protection Register itself can be protected from program and erase operations by asserting the $\overline{\text{WP}}$ pin and keeping the pin in its asserted state. The Sector Protection Register and any sector specified for protection cannot be erased or programmed as long as the $\overline{\text{WP}}$ pin is asserted. In order to modify the Sector Protection Register, the $\overline{\text{WP}}$ pin must be deasserted. If the $\overline{\text{WP}}$ pin is permanently connected to GND, then the contents of the Sector Protection Register cannot be changed. If the $\overline{\text{WP}}$ pin is deasserted or permanently connected to V_{CC} , then the contents of the Sector Protection Register can be modified.

The WP pin overrides the software controlled protection method but only for protecting the sectors.

Example:If the sectors were not previously protected by the Enable Sector Protection command, then simply asserting the \overline{WP} pin would enable the sector protection within the maximum specified t_{WPE} time. When the \overline{WP} pin is deasserted, however, the sector protection would no longer be enabled (after the maximum specified t_{WPD} time) as long as the Enable Sector Protection command was not issued while the \overline{WP} pin was asserted. If the Enable Sector Protection command was issued before or while the \overline{WP} pin was asserted, then simply deasserting the \overline{WP} pin would not disable the sector protection. In this case, the Disable Sector Protection command would need to be issued while the \overline{WP} pin is deasserted to disable the sector protection. The Disable Sector Protection command is also ignored whenever the \overline{WP} pin is asserted.

A noise filter is incorporated to help protect against spurious noise that can inadvertently assert or deassert the $\overline{\text{WP}}$ pin.

Figure 7 and Table 8 detail the sector protection status for various scenarios of the $\overline{\text{WP}}$ pin, the Enable Sector Protection command, and the Disable Sector Protection command.



Figure 7. WP Pin and Protection Status

Table 8. WP Pin and Protection Status

Time Period	WP Pin	Enable Sector Protection Command	Disable Sector Protection Command	Sector Protection Status	Sector Protection Register
		Command Not Issued Previously	X	Disabled	Read/Write
1	High	-	Issue Command	Disabled	Read/Write
		Issue Command	_	Enabled	Read/Write
2	Low	Х	Х	Enabled	Read
		Command Issued During Period 1 or 2	Not Issued Yet	Enabled	Read/Write
3	High	_	Issue Command	Disabled	Read/Write
		Issue Command	_	Enabled	Read/Write

8.3 Sector Protection Register

The nonvolatile Sector Protection Register specifies which sectors are to be protected or unprotected with either the software or hardware controlled protection methods. The Sector Protection Register contains 32 bytes of data, of which byte locations 0 through 31 contain values that specify whether Sectors 0 through 31 are protected or unprotected. The Sector Protection Register is user modifiable and must be erased before it can be reprogrammed.

Table 9 shows the format of the Sector Protection Register.

Table 9. Sector Protection Register

Sector Number	0 (0a, 0b)	1 to 31
Protected	See Table 10	FFh
Unprotected	Oce lable to	00h

Note: The default values for bytes 0 through 31 are 00h when shipped from Renesas Electronics.

Table 10. Sector 0 (0a, 0b) Sector Protection Register Byte Value

	Bit 7:6	Bit 5:4	Bit 3:2	Bit 1:0	
	Sector 0a (Page 0-7)	Sector 0b (Page 8-1023)	N/A	N/A	Data Value
Sectors 0a and 0b Unprotected	00	00	XX	XX	0xh
Protect Sector 0a	11	00	XX	XX	Cxh
Protect Sector 0b	00	11	XX	XX	3xh
Protect Sectors 0a and 0b	11	11	XX	XX	Fxh

Note:

1. x = Don't care.

8.3.1 Erase Sector Protection Register

In order to modify and change the values of the Sector Protection Register, it must first be erased using the Erase Sector Protection Register command.

To erase the Sector Protection Register, a 4-byte command sequence of 3Dh, 2Ah, 7Fh, and CFh must be clocked into the device. After the last bit of the opcode sequence has been clocked in, the $\overline{\text{CS}}$ pin must be deasserted to initiate the internally self-timed erase cycle. The erasing of the Sector Protection Register takes place in a maximum time of t_{PE} . During this time, the RDY/BUSY bit in the Status Register indicates that the device is busy. If the device is powered-down before the completion of the erase cycle, then the contents of the Sector Protection Register cannot be guaranteed.

The Sector Protection Register can be erased with sector protection enabled or disabled. Since the erased state (FFh) of each byte in the Sector Protection Register is used to indicate that a sector is specified for protection, leaving the sector protection enabled during the erasing of the register allows the protection scheme to be more effective in the prevention of accidental programming or erasing of the device. If for some reason an erroneous program or erase command is sent to the device immediately after erasing the Sector Protection Register and before the register can be reprogrammed, then the erroneous program or erase command is not processed because all sectors would be protected.

Table 11. Erase Sector Protection Register Command

Command	Byte 1	Byte 2	Byte 3	Byte 4
Erase Sector Protection Register	3Dh	2Ah	7Fh	CFh




Figure 8. Erase Sector Protection Register

8.3.2 Program Sector Protection Register

Once the Sector Protection Register has been erased, it can be reprogrammed using the Program Sector Protection Register command.

To program the Sector Protection Register, a 4-byte command sequence of 3Dh, 2Ah, 7Fh, and FCh must be clocked into the device followed by 32 bytes of data corresponding to Sectors 0 through 31. After the last bit of the opcode sequence and data have been clocked in, the $\overline{\text{CS}}$ pin must be deasserted to initiate the internally self-timed program cycle. The programming of the Sector Protection Register takes place in a maximum time of t_P . During this time, the RDY/BUSY bit in the Status Register indicates that the device is busy. If the device is powered-down before the completion of the erase cycle, then the contents of the Sector Protection Register cannot be guaranteed.

If the proper number of data bytes is not clocked in before the \overline{CS} pin is deasserted, then the protection status of the sectors corresponding to the bytes not clocked in cannot be guaranteed.

Example: If only the first two bytes are clocked in instead of the complete 32 bytes, then the protection status of the last 30 sectors cannot be guaranteed. Furthermore, if more than 32 bytes of data are clocked into the device, the data wrap around to the beginning of the register. For instance, if 33 bytes of data are clocked in, then the 33rd byte is stored at byte location 0 of the Sector Protection Register.

The data bytes clocked into the Sector Protection Register need to be valid values (0xh, 3xh, Cxh, and Fxh for Sector 0a or Sector 0b, and 00h or FFh for other sectors) in order for the protection to function correctly. If a non-valid value is clocked into a byte location of the Sector Protection Register, then the protection status of the sector corresponding to that byte location cannot be guaranteed.

Example: If a value of 17h is clocked into byte location 2 of the Sector Protection Register, then the protection status of Sector 2 cannot be guaranteed.

The Sector Protection Register can be reprogrammed while the sector protection is enabled or disabled. Being able to reprogram the Sector Protection Register with the sector protection enabled allows the user to temporarily disable the sector protection to an individual sector rather than disabling sector protection completely.

The Program Sector Protection Register command uses Buffer 1 for processing. Thus, the contents of Buffer 1 are altered from their previous state when this command is issued.

Table 12. Program Sector Protection Register Command

Command	Byte 1	Byte 2	Byte 3	Byte 4
Program Sector Protection Register	3Dh	2Ah	7Fh	FCh




Figure 9. Program Sector Protection Register



8.3.3 Read Sector Protection Register

To read the Sector Protection Register, an opcode of 32h and three dummy bytes must be clocked into the device. After the last bit of the opcode and dummy bytes have been clocked in, any additional clock pulses on the SCK pin result in the Sector Protection Register contents being output on the SO pin. The first byte (byte location 0) corresponds to Sector 0 (0a and 0b), the second byte corresponds to Sector 1, and the last byte (byte location 31) corresponds to Sector 31. Once the last byte of the Sector Protection Register has been clocked out, any additional clock pulses result in undefined data being output on the SO pin. The $\overline{\text{CS}}$ pin must be deasserted to terminate the Read Sector Protection Register operation and put the output into a high-impedance state.

Table 13. Read Sector Protection Register Command

Command	Byte 1	Byte 2	Byte 3	Byte 4
Read Sector Protection Register	32h	XXh	XXh	XXh




Figure 10. Read Sector Protection Register

8.3.4 About the Sector Protection Register

The Sector Protection Register is subject to a limit of 10,000 erase/program cycles. Users are encouraged to carefully evaluate the number of times the Sector Protection Register is modified during the course of the application's life cycle. If the application requires that the Security Protection Register be modified more than the specified limit of 10,000 cycles because the application needs to temporarily unprotect individual sectors (sector protection remains enabled while the Sector Protection Register is reprogrammed), then the application needs to limit this practice. Instead, a combination of temporarily unprotecting individual sectors along with disabling sector protection completely needs to be implemented by the application to ensure that the limit of 10,000 cycles is not exceeded.

9. Security Features

9.1 Sector Lockdown

The device incorporates a sector lockdown mechanism that allows each individual sector to be permanently locked so that it becomes read-only (ROM). This is useful for applications that require the ability to permanently protect a number of sectors against malicious attempts at altering program code or security information.

Warning: Once a sector is locked down, it can never be erased or programmed, and it can never be unlocked.

To issue the sector lockdown command, a 4-byte command sequence of 3Dh, 2Ah, 7Fh, and 30h must be clocked into the device followed by three address bytes specifying any address within the sector to be locked down. After the last address bit has been clocked in, the $\overline{\text{CS}}$ pin must be deasserted to initiate the internally self-timed lockdown sequence. The lockdown sequence takes place in a maximum time of t_p . During this time, the RDY/BUSY bit in the Status Register indicates that the device is busy. If the device is powered-down before the completion of the lockdown sequence, then the lockdown status of the sector cannot be guaranteed. In this case, it is recommended that the user read the Sector Lockdown Register to determine the status of the appropriate sector lockdown bits or bytes and re-issue the Sector Lockdown command if necessary.

Table 14. Sector Lockdown Command

Command	Byte 1	Byte 2	Byte 3	Byte 4	
Sector Lockdown	3Dh	2Ah	7Fh	30h	




Figure 11. Sector Lockdown

9.1.1 Read Sector Lockdown Register

The nonvolatile Sector Lockdown Register specifies which sectors in the main memory are currently unlocked or have been permanently locked down. The Sector Lockdown Register is a read-only register and contains 32 bytes of data which correspond to Sectors 0 through 31. To read the Sector Lockdown Register, an opcode of 35h must be clocked into the device followed by three dummy bytes. After the last bit of the opcode and dummy bytes have been clocked in, the data for the contents of the Sector Lockdown Register are clocked out on the SO pin. The first byte (byte location 0) corresponds to Sector 0 (0a and 0b), the second byte corresponds to Sector 1, and the last byte (byte location 31) corresponds to Sector 31. After the last byte of the Sector Lockdown Register has been read, additional pulses on the SCK pin results in undefined data being output on the SO pin.

Deasserting the $\overline{\text{CS}}$ pin terminates the Read Sector Lockdown Register operation and put the SO pin into a high-impedance state. Table 15 details the format the Sector Lockdown Register.

Table 15. Sector Lockdown Register

Sector Number	0 (0a, 0b)	1 to 31	
Locked	See Table 16	FFh	
Unlocked	Gee lable to	00h	

Table 16. Sector 0 (0a and 0b) Sector Lockdown Register Byte Value

	Bit 7:6	Bit 5:4	Bit 3:2	Bit 1:0	
	Sector 0a (Page 0-7)	Sector 0b (Page 8-1023)	N/A	N/A	Data Value
Sectors 0a and 0b Unlocked	00	00	00	00	00h
Sector 0a Locked	11	00	00	00	C0h
Sector 0b Locked	00	11	00	00	30h
Sectors 0a and 0b Locked	11	11	00	00	F0h

Table 17. Read Sector Lockdown Register Command

Command	Byte 1	Byte 2	Byte 3	Byte 4
Read Sector Lockdown Register	35h	XXh	XXh	XXh




Figure 12. Read Sector Lockdown Register

9.1.2 Freeze Sector Lockdown

The Sector Lockdown command can be permanently disabled, and the current sector lockdown state can be permanently frozen so that no additional sectors can be locked down aside from those already locked down. Any attempts to issue the Sector Lockdown command after the Sector Lockdown State has been frozen are ignored.

To issue the Freeze Sector Lockdown command, the $\overline{\text{CS}}$ pin must be asserted and the opcode sequence of 34h, 55h, AAh, and 40h must be clocked into the device. Any additional data clocked into the device are ignored. When the $\overline{\text{CS}}$ pin is deasserted, the current sector lockdown state is permanently frozen within a time of t_{LOCK} . In addition, the SLE bit in the Status Register is permanently reset to a Logic 0 to indicate that the Sector Lockdown command is permanently disabled.

Table 18. Freeze Sector Lockdown

Command	Byte 1	Byte 2	Byte 3	Byte 4
Freeze Sector Lockdown	34h	55h	AAh	40h




Figure 13. Freeze Sector Lockdown

9.2 Security Register

The device contains a specialized Security Register that can be used for purposes such as unique device serialization or locked key storage. The register is comprised of a total of 128 bytes that is divided into two portions. The first 64 bytes (byte locations 0 through 63) of the Security Register are allocated as a One-Time Programmable space. Once these 64 bytes have been programmed, they cannot be erased or reprogrammed. The remaining 64 bytes of the register (byte locations 64 through 127) are factory programmed and contain a unique value for each device. The factory programmed data are fixed and cannot be changed.

Table 19. Security Register

	Security Register Byte Number							
	0	1		63	64	65		127
Data Type	One-Time User Programmable Factory Programmed							

9.2.1 Programming the Security Register

The user programmable portion of the Security Register does not need to be erased before it is programmed.

To program the Security Register, a 4-byte opcode sequence of 9Bh, 00h, 00h, and 00h must be clocked into the device. After the last bit of the opcode sequence has been clocked into the device, the data for the contents of the 64-byte user programmable portion of the Security Register must be clocked in.

After the last data byte has been clocked in, the $\overline{\text{CS}}$ pin must be deasserted to initiate the internally self-timed program cycle. The programming of the Security Register takes place in a time of t_{P} , during which time the RDY/BUSY bit in the Status Register indicates that the device is busy. If the device is powered-down during the program cycle, then the contents of the 64-byte user programmable portion of the Security Register cannot be guaranteed.

If the full 64 bytes of data are not clocked in before the $\overline{\text{CS}}$ pin is deasserted, then the values of the byte locations not clocked in cannot be guaranteed.

Example: If only the first two bytes are clocked in instead of the complete 64 bytes, then the remaining 62 bytes of the user programmable portion of the Security Register cannot be guaranteed. Furthermore, if more than 64 bytes of data are clocked into the device, the data wraps around to the beginning of the register. For example, if 65 bytes of data are clocked in, then the 65th byte is stored at byte location 0 of the Security Register.

Warning: The user programmable portion of the Security Register can only be programmed one time. Thus, it is not possible, for example, to only program the first two bytes of the register and then program the remaining 62 bytes at a later time.

The Program Security Register command uses Buffer 1 for processing. Thus, the contents of Buffer 1 are altered from their previous state when this command is issued.




Figure 14. Program Security Register

9.2.2 Reading the Security Register

To read the Security Register, an opcode of 77h and three dummy bytes must be clocked into the device. After the last dummy bit has been clocked in, the contents of the Security Register can be clocked out on the SO pin. After the last byte of the Security Register has been read, additional pulses on the SCK pin result in undefined data being output on the SO pin.

Deasserting the $\overline{\text{CS}}$ pin terminates the Read Security Register operation and put the SO pin into a high-impedance state.




Figure 15. Read Security Register



10. Additional Commands

10.1 Main Memory Page to Buffer Transfer

A page of data can be transferred from the main memory to either Buffer 1 or Buffer 2. To transfer a page of data using the standard DataFlash page size (264 bytes), an opcode of 53h for Buffer 1 or 55h for Buffer 2 must be clocked into the device followed by three address bytes comprised of 15 page address bits (PA14 - PA0) which specify the page in main memory to be transferred, and 9 dummy bits. To transfer a page of data using the binary page size (256 bytes), an opcode of 53h for Buffer 1 and 55h for Buffer 2 must be clocked into the device followed by three address bytes comprised of 1 dummy bit, 15 page address bits (A22 - A8) which specify the page in the main memory to be transferred, and 8 dummy bits.

The $\overline{\text{CS}}$ pin must be low while toggling the SCK pin to load the opcode and the three address bytes from the input pin (SI). The transfer of the page of data from the main memory to the buffer begins when the $\overline{\text{CS}}$ pin transitions from a low to a high state. During the page transfer time (t_{XFR}), the RDY/BUSY bit in the Status Register can be read to determine whether or not the transfer has been completed.

10.2 Main Memory Page to Buffer Compare

A page of data in main memory can be compared to the data in Buffer 1 or Buffer 2 as a method to ensure that data were successfully programmed after a Buffer to Main Memory Page Program command. To compare a page of data with the standard DataFlash page size (264 bytes), an opcode of 60h for Buffer 1 or 61h for Buffer 2 must be clocked into the device followed by three address bytes comprised of 15 page address bits (PA14 - PA0) which specify the page in the main memory to be compared to the buffer, and 9 dummy bits. To compare a page of data with the binary page size (256 bytes), an opcode of 60h for Buffer 1 or 61h for Buffer 2 must be clocked into the device followed by three address bytes comprised of 1 dummy bit, 15 page address bits (A22 - A8) which specify the page in the main memory to be compared to the buffer, and 8 dummy bits.

The CS pin must be low while toggling the SCK pin to load the opcode and the address bytes from the input pin (SI). On the low-to-high transition of the $\overline{\text{CS}}$ pin, the data bytes in the selected Main Memory Page are compared with the data bytes in Buffer 1 or Buffer 2. During the compare time (t_{COMP}), the RDY/BUSY bit in the Status Register indicates that the part is busy. On completion of the compare operation, bit 6 of the Status Register is updated with the result of the compare.



10.3 Auto Page Rewrite

This command only needs to be used if the possibility exists that static (non-changing) data are stored in a page or pages of a sector and the other pages of the same sector are erased and programmed a large number of times. Applications that modify data in a random fashion within a sector can fall into this category. To preserve data integrity of a sector, each page within a sector must be updated/rewritten at least once within every 50,000 cumulative page erase/program operations within that sector. The Auto Page Rewrite command provides a simple and efficient method to "refresh" a page in the main memory array in a single operation.

The Auto Page Rewrite command is a combination of the Main Memory Page to Buffer Transfer and Buffer to Main Memory Page Program with Built-In Erase commands. With the Auto Page Rewrite command, a page of data is first transferred from the main memory to Buffer 1 or Buffer 2 and then the same data (from Buffer 1 or Buffer 2) are programmed back into the same page of main memory, essentially "refreshing" the contents of that page. To start the Auto Page Rewrite operation with the standard DataFlash page size (264 bytes), a 1-byte opcode, 58H for Buffer 1 or 59H for Buffer 2, must be clocked into the device followed by three address bytes comprised of 15 page address bits (PA14-PA0) that specify the page in main memory to be rewritten, and 9 dummy bits.

To initiate an Auto Page Rewrite with the a binary page size (256 bytes), the opcode 58H for Buffer 1 or 59H for Buffer 2, must be clocked into the device followed by three address bytes consisting of 1 dummy bit, 15 page address bits (A22 - A8) that specify the page in the main memory that is to be rewritten, and 8 dummy bits. When a low-to-high transition occurs on the $\overline{\text{CS}}$ pin, the part first transfers data from the page in main memory to a buffer, and then programs the data from the buffer back into same page of main memory. The operation is internally self-timed and takes place in a maximum time of t_{EP} . During this time, the RDY/BUSY Status Register indicates that the part is busy.

If a sector is programmed or reprogrammed sequentially page by page and the possibility does not exist that there is a page or pages of static data, then the programming algorithm shown in Figure 51 is recommended. Otherwise, if there is a chance that there is a page or pages of a sector that contains static data, then the programming algorithm shown in Figure 52 is recommended. Contact Renesas Electronics for availability of devices that are specified to exceed the 50,000 cycle cumulative limit.

Note: The Auto Page Rewrite command uses the same opcodes as the Read-Modify-Write command. If data bytes are clocked into the device, then the device performs a Read-Modify-Write operation. See "Read-Modify-Write" on page 19 for more details.



10.4 Status Register Read

The 2-byte Status Register can be used to determine the device's ready/busy status, page size, a Main Memory Page to Buffer Compare operation result, the sector protection status, Freeze Sector Lockdown status, erase/program error status, Program/Erase Suspend status, and the device density. The Status Register can be read at any time, including during an internally self-timed program or erase operation.

To read the Status Register, the $\overline{\text{CS}}$ pin must first be asserted and then the opcode D7h must be clocked into the device. After the opcode has been clocked in, the device begins outputting Status Register data on the SO pin during every subsequent clock cycle. After the second byte of the Status Register has been clocked out, the sequence repeats itself, starting again with the first byte of the Status Register, as long as the $\overline{\text{CS}}$ pin remains asserted and the clock pin is being pulsed. The data in the Status Register are constantly being updated, consequently, each repeating sequence can output new data. The RDY/BUSY status is available for both bytes of the Status Register and is updated for each byte.

Deasserting the $\overline{\text{CS}}$ pin terminates the Status Register Read operation and put the SO pin into a high-impedance state. The $\overline{\text{CS}}$ pin can be deasserted at any time and does not require that a full byte of data be read.

Bit		Name	Type ^[1]		Description
7	DDV/DUCY	Deady/Duay Status	В	0	Device is busy with an internal operation.
7	RDY/BUSY	Ready/Busy Status	R	1	Device is ready.
6	COMP	Compare Result	R	0	Main memory page data match buffer data.
0	COMP	Compare Result	I N	1	Main memory page data do not match buffer data.
5:2	DENSITY	Density Code	R	1111	64-Mbit
1	PROTECT	Sector Protection Status	R	0	Sector protection is disabled.
!	PROTECT	Sector Protection Status	I N	1	Sector protection is enabled.
0	PAGE SIZE	Paga Siza Configuration	R	0	Device is configured for standard DataFlash page size (264 bytes).
0	FAGE SIZE	Page Size Configuration	1	1	Device is configured for "power of 2" binary page size (256 bytes).

Table 20. Status Register Format - Byte 1



^{1.} R = Readable only.

Table 21. Status Register Format - Byte 2

Bit		Name	Type ^[1]		Description
7	RDY/BUSY	Ready/Busy Status	R	0	Device is busy with an internal operation.
	KD1/B031	Ready/Busy Status	, K	1	Device is ready.
6	RES	Reserved for Future Use	R	0	Reserved for future use.
5	FPF	Eroco/Program Error	R	0	Erase or program operation was successful.
3	CPC	Erase/Program Error	, K	1	Erase or program error detected.
4	RES	Reserved for Future Use	R	0	Reserved for future use.
3	SLE	Sector Lockdown Enabled	R	0	Sector Lockdown command is disabled.
3	SLE	Sector Lockdown Enabled	, K	1	Sector Lockdown command is enabled.
2	PS2	Program Suspend Status	R	0	No program operation has been suspended while using Buffer 2.
2	F32	(Buffer 2)	, K	1	A sector is program suspended while using Buffer 2.
1	PS1	Program Suspend Status	R	0	No program operation has been suspended while using Buffer 1.
!	P31	(Buffer 1)	, K	1	A sector is program suspended while using Buffer 1.
0	ES	Erase Suspend	R	0	No sectors are erase suspended.
	Lo	Liase Suspellu		1	A sector is erase suspended.

^{1.} R = Readable only.

10.4.1 RDY/BUSY Bit

The RDY/BUSY bit is used to determine whether or not an internal operation, such as a program or erase, is in progress. To poll the RDY/BUSY bit to detect the completion of an internally timed operation, new Status Register data must be continually clocked out of the device until the state of the RDY/BUSY bit changes from a Logic 0 to a Logic 1.

10.4.2 COMP Bit

The result of the most recent Main Memory Page to Buffer Compare operation is indicated using the COMP bit. If the COMP bit is a Logic 1, then at least one bit of the data in the Main Memory Page does not match the data in the buffer.

10.4.3 DENSITY Bits

The device density is indicated using the DENSITY bits. For the AT45DB641E, the four bit binary value is 1111. The decimal value of these four binary bits does not actually equate to the device density; the four bits represent a combinational code relating to differing densities of DataFlash devices. The DENSITY bits are not the same as the density code indicated in the JEDEC Device ID information. The DENSITY bits are provided only for backward compatibility to older generation DataFlash devices.

10.4.4 PROTECT Bit

The PROTECT bit provides information to the user on whether or not the sector protection has been enabled or disabled, either by the software-controlled method or the hardware-controlled method.



10.4.5 PAGE SIZE Bit

The PAGE SIZE bit indicates whether the buffer size and the page size of the main memory array is configured for the "power of 2" binary page size (256 bytes) or the standard DataFlash page size (264 bytes).

10.4.6 **EPE Bit**

The EPE bit indicates whether the last erase or program operation completed successfully or not. If at least one byte during the erase or program operation did not erase or program properly, then the EPE bit is set to the Logic 1 state. The EPE bit is not set if an erase or program operation aborts for any reason, such as an attempt to erase or program a protected region or a locked down sector or an attempt to erase or program a suspended sector. The EPE bit is updated after every erase and program operation.

10.4.7 SLE Bit

The SLE bit indicates whether or not the Sector Lockdown command is enabled or disabled. If the SLE bit is a Logic 1, then the Sector Lockdown command is still enabled and sectors can be locked down. If the SLE bit is a Logic 0, then the Sector Lockdown command has been disabled and no further sectors can be locked down.

10.4.8 PS2 Bit

The PS2 bit indicates if a program operation has been suspended while using Buffer 2. If the PS2 bit is a Logic 1, then a program operation has been suspended while Buffer 2 was being used, and any command attempts that would modify the contents of Buffer 2 are ignored.

10.4.9 PS1 Bit

The PS1 bit indicates if a program operation has been suspended while using Buffer 1. If the PS1 bit is a Logic 1, then a program operation has been suspended while Buffer 1 was being used, and any command attempts that would modify the contents of Buffer 1 are ignored.

10.4.10 The ES bit

The ES bit indicates whether or not an erase has been suspended. If the ES bit is a Logic 1, then an erase operation (page, block, sector, or chip) has been suspended.



11. Deep Power-Down

During normal operation, the device is placed in the standby mode to consume less power as long as the $\overline{\text{CS}}$ pin remains deasserted and no internal operation is in progress. The Deep Power-Down command offers the ability to place the device into an even lower power consumption state called the Deep Power-Down mode.

When the device is in the Deep Power-Down mode, all commands including the Status Register Read command are ignored with the exception of the Resume from Deep Power-Down command. Since all commands are ignored, the mode can be used as an extra protection mechanism against program and erase operations.

Entering the Deep Power-Down mode is accomplished by simply asserting the \overline{CS} pin, clocking in the opcode B9h, and then deasserting the \overline{CS} pin. Any additional data clocked into the device after the opcode are ignored. When the \overline{CS} pin is deasserted, the device enters the Deep Power-Down mode within the maximum time of t_{EDPD} . The complete opcode must be clocked in before the \overline{CS} pin is deasserted, and the \overline{CS} pin must be deasserted on an even byte boundary (multiples of eight bits); otherwise, the device aborts the operation and return to the standby mode once the \overline{CS} pin is deasserted. In addition, the device defaults to the standby mode after a power cycle.

The Deep Power-Down command is ignored if an internally self-timed operation such as a program or erase cycle is in progress. The Deep Power-Down command must be reissued after the internally self-timed operation has been completed in order for the device to enter the Deep Power-Down mode.




Figure 16. Deep Power-Down

11.1 Resume from Deep Power-Down

In order to exit the Deep Power-Down mode and resume normal device operation, the Resume from Deep Power-Down command must be issued. The Resume from Deep Power-Down command is the only command that the device recognizes while in the Deep Power-Down mode.

To resume from the Deep Power-Down mode, the $\overline{\text{CS}}$ pin must first be asserted and then the opcode ABh must be clocked into the device. Any additional data clocked into the device after the opcode are ignored. When the $\overline{\text{CS}}$ pin is deasserted, the device exits the Deep Power-Down mode and return to the standby mode within the maximum time of t_{RDPD} . After the device has returned to the standby mode, normal command operations such as Continuous Array Read can be resumed.

If the complete opcode is not clocked in before the \overline{CS} pin is deasserted, or if the \overline{CS} pin is not deasserted on an even byte boundary (multiples of eight bits), then the device aborts the operation and return to the Deep Power-Down mode.




Figure 17. Resume from Deep Power-Down

11.2 Ultra-Deep Power-Down

The Ultra-Deep Power-Down mode allows the device to consume far less power compared to the standby and Deep Power-Down modes by shutting down additional internal circuitry. Since almost all active circuitry is shutdown in this mode to conserve power, the contents of the SRAM buffers cannot be maintained. Thus, any data stored in the SRAM buffers are lost once the device enters the Ultra-Deep Power-Down mode.

When the device is in the Ultra-Deep Power-Down mode, all commands including the Status Register Read and Resume from Deep Power-Down commands are ignored. Since all commands are ignored, the mode can be used as an extra protection mechanism against program and erase operations.

Entering the Ultra-Deep Power-Down mode is accomplished by simply asserting the \overline{CS} pin, clocking in the opcode 79h, and then deasserting the \overline{CS} pin. Any additional data clocked into the device after the opcode are ignored. When the \overline{CS} pin is deasserted, the device enters the Ultra-Deep Power-Down mode within the maximum time of t_{FUDPD} .

The complete opcode must be clocked in before the \overline{CS} pin is deasserted, and the \overline{CS} pin must be deasserted on an even byte boundary (multiples of eight bits); otherwise, the device aborts the operation and return to the standby mode once the \overline{CS} pin is deasserted. In addition, the device defaults to the standby mode after a power cycle.

The Ultra-Deep Power-Down command is ignored if an internally self-timed operation such as a program or erase cycle is in progress. The Ultra-Deep Power-Down command must be reissued after the internally self-timed operation has been completed in order for the device to enter the Ultra-Deep Power-Down mode.




Figure 18. Ultra-Deep Power-Down

11.2.1 Exit Ultra-Deep Power-Down

To exit from the Ultra-Deep Power-Down mode, the $\overline{\text{CS}}$ pin must simply be pulsed by asserting the $\overline{\text{CS}}$ pin, waiting the minimum necessary t_{CSLU} time, and then deasserting the $\overline{\text{CS}}$ pin again. To facilitate simple software development, a dummy byte opcode can also be entered while the $\overline{\text{CS}}$ pin is being pulsed just as in a normal operation like the Program Suspend operation; the dummy byte opcode is simply ignored by the device in this case. After the $\overline{\text{CS}}$ pin has been deasserted, the device exits from the Ultra-Deep Power-Down mode and return to the standby mode within a maximum time of t_{XUDPD} . If the $\overline{\text{CS}}$ pin is reasserted before the t_{XUDPD} time has elapsed in an attempt to start a new operation, then that operation is ignored and nothing is performed. The system must wait for the device to return to the standby mode before normal command operations such as Continuous Array Read can be resumed.

Since the contents of the SRAM buffers cannot be maintained while in the Ultra-Deep Power-Down mode, the SRAM buffers contain undefined data when the device returns to the standby mode.




Figure 19. Exit Ultra-Deep Power-Down

Chip Select Low

By asserting the \overline{CS} pin, waiting the minimum necessary txudpd time, and then clocking in the first bit of the next Opcode command cycle. If the first bit of the next command is clocked in before the txudpd time has elapsed, the device exits Ultra Deep Power Down, however the intended operation is ignored.




Figure 20. Exit Ultra-Deep Power-Down (Chip Select Low)

12. Buffer and Page Size Configuration

The memory array of DataFlash devices is actually larger than other Serial Flash devices in that extra user-accessible bytes are provided in each page of the memory array. For the AT45DB641E, there are an extra eight bytes of memory in each page for a total of an extra 256KB (2-Mbits) of user-accessible memory.

Some applications do not want to take advantage of this extra memory and instead architect their software to operate on a "power of 2" binary, logical addressing scheme. To allow this, the DataFlash can be configured so that the buffer and page sizes are 256 bytes instead of the standard 264 bytes. In addition, the configuration of the buffer and page sizes is reversible and can be changed from 264 bytes to 256 bytes or from 256 bytes to 264 bytes. The configured setting is stored in an internal nonvolatile register so that the buffer and page size configuration is not affected by power cycles. The nonvolatile register has a limit of 10,000 erase/program cycles; thus, be careful not to switch between the size options more than 10,000 times.

Devices are initially shipped from Renesas Electronics with the buffer and page sizes set to 264 bytes. Devices can be ordered from Renesas Electronics pre-configured for the "power of 2" binary size of 256 bytes. For details, see "Ordering Information (Standard DataFlash Page Size)" on page 74.

To configure the device for "power of 2" binary page size (256 bytes), a 4-byte opcode sequence of 3Dh, 2Ah, 80h, and A6h must be clocked into the device. After the last bit of the opcode sequence has been clocked in, the CS pin must be deasserted to initiate the internally self-timed configuration process and nonvolatile register program cycle. The programming of the nonvolatile register takes place in a time of t_{EP}, during which time the RDY/BUSY bit in the Status Register indicates that the device is busy. The device does not need to be power cycled after the completion of the configuration process and register program cycle in order for the buffer and page size to be configured to 256 bytes.

To configure the device for standard DataFlash page size (264 bytes), a 4-byte opcode sequence of 3Dh, 2Ah, 80h, and A7h must be clocked into the device. After the last bit of the opcode sequence has been clocked in, the $\overline{\text{CS}}$ pin must be deasserted to initiate the internally self-timed configuration process and nonvolatile register program cycle. The programming of the nonvolatile register takes place in a time of t_{EP} , during which time the RDY/BUSY bit in the Status Register indicates that the device is busy. The device does not need to be power cycled after the completion of the configuration process and register program cycle in order for the buffer and page size to be configured to 264 bytes.

 Command
 Byte 1
 Byte 2
 Byte 3
 Byte 4

 "Power of 2" binary page size (256 bytes)
 3Dh
 2Ah
 80h
 A6h

 DataFlash page size (264 bytes)
 3Dh
 2Ah
 80h
 A7h

Table 22. Buffer and Page Size Configuration Commands




Figure 21. Buffer and Page Size configuration



13. Manufacturer and Device ID Read

Identification information can be read from the device to enable systems to electronically query and identify the device while it is in the system. The identification method and the command opcode comply with the JEDEC Standard for "Manufacturer and Device ID Read Methodology for SPI Compatible Serial Interface Memory Devices". The type of information that can be read from the device includes the JEDEC-defined Manufacturer ID, the vendor-specific Device ID, and the vendor-specific Extended Device Information.

The Read Manufacturer and Device ID command is limited to a maximum clock frequency of f_{CLK} . Since not all Flash devices are capable of operating at very high clock frequencies, applications must be designed to read the identification information from the devices at a reasonably low clock frequency to ensure that all devices to be used in the application can be identified properly. Once the identification process is complete, the application can then increase the clock frequency to accommodate specific Flash devices that are capable of operating at the higher clock frequencies.

To read the identification information, the $\overline{\text{CS}}$ pin must first be asserted and then the opcode 9Fh must be clocked into the device. After the opcode has been clocked in, the device begins outputting the identification data on the SO pin during the subsequent clock cycles. The first byte to be output is the Manufacturer ID, followed by two bytes of the Device ID information. The fourth byte output is the Extended Device Information (EDI) String Length, which is 01h indicating that one byte of EDI data follows. After the one byte of EDI data is output, the SO pin goes into a high-impedance state; thus, additional clock cycles have no affect on the SO pin and no data are output. As indicated in the JEDEC Standard, reading the EDI String Length and any subsequent data are optional.

Deasserting the \overline{CS} pin terminates the Manufacturer and Device ID Read operation and put the SO pin into a high-impedance state. The \overline{CS} pin can be deasserted at any time and does not require that a full byte of data be read.

Byte No.	Data Type	Value
1	Manufacturer ID	1Fh
2	Device ID (Byte 1)	28h
3	Device ID (Byte 2)	00h
4	[Optional to Read] Extended Device Information (EDI) String Length	01h
5	[Optional to Read] EDI Byte 1	00h

Table 23. Manufacturer and Device ID Information

Table 24. Manufacturer and Device ID Details

Data Type	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Hex Value	Details				
Manufacturer ID			JED	EC Ass	igned C	ode	1Fh	JEDEC code:0001 1111						
Manuacturer 1D	0	0	0	1	1	1	1	1	IFII	(1Fh for Renesas Electronics)				
Doving ID (Byte 1)	Fa	mily Co	de		De	nsity Co	ode		28h	Family code:001 (AT45Dxxx Family)				
Device ID (Byte 1)	0	0	1	0	1	0	0	0	2011	Density code:01000 (64-Mbit)				
Device ID (Byte 2)	S	Sub Cod	е		Pro	duct Va	riant		00h	Sub code:000 (Standard Series)				
Device ID (Byte 2)	0	0	0	0	0	0	0	0	0011	Product variant: 00000				

Table 25. EDI Data

Byte Number	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Hex Value	Details
1		RFU			Dev	ice Revi	ision		00h	RFU:Reserved for Future Use
'	0	0	0	0	0	0	0	0	0011	Device revision: 00000 (Initial Version)




Figure 22. Read Manufacturer and Device ID

14. Software Reset

In some applications, it is necessary to prematurely terminate a program or erase cycle early rather than wait the hundreds of microseconds or milliseconds necessary for the program or erase operation to complete normally. The Software Reset command allows a program or erase operation in progress to be ended abruptly and returns the device to an idle state.

To perform a Software Reset, the $\overline{\text{CS}}$ pin must be asserted and a 4-byte command sequence of F0h, 00h, 00h, and 00h must be clocked into the device. Any additional data clocked into the device after the last byte are ignored. When the $\overline{\text{CS}}$ pin is deasserted, the program or erase operation currently in progress is terminated within a time t_{SWRST} . Since the program or erase operation might not complete before the device is reset, the contents of the page being programmed or erased cannot be guaranteed to be valid.

The Software Reset command has no effect on the states of the Sector Protection Register, the Sector Lockdown Register, or the buffer and page size configuration. The PS2, PS1, and ES bits of the Status Register, however, is reset back to their default states. If a Software Reset operation is performed while a sector is erase suspended, the suspend operation aborts and the contents of the page or block being erased in the suspended sector is left in an undefined state. If a Software Reset is performed while a sector is program suspended, the suspend operation aborts and the contents of the page that was being programmed and subsequently suspended are undefined. The remaining pages in the sector their previous contents.

The complete 4-byte opcode must be clocked into the device before the \overline{CS} pin is deasserted, and the \overline{CS} pin must be deasserted on a byte boundary (multiples of eight bits); otherwise, no reset operation is performed.

Table 26. Software Reset

Command	Byte 1	Byte 2	Byte 3	Byte 4
Software Reset	F0h	00h	00h	00h




Figure 23. Software Reset

15. Operation Mode Summary

The commands described previously can be grouped into four different categories to better describe which commands can be executed at what times.

Group A commands consist of:

- 1. Main Memory Page Read
- 2. Continuous Array Read (SPI)
- 3. Read Sector Protection Register
- 4. Read Sector Lockdown Register
- 5. Read Security Register
- 6. Buffer 1 (or 2) Read

Group B commands consist of:

- 1. Page Erase
- 2. Block Erase
- 3. Sector Erase
- 4. Chip Erase
- 5. Main Memory Page to Buffer 1 (or 2) Transfer
- 6. Main Memory Page to Buffer 1 (or 2) Compare
- 7. Buffer 1 (or 2) to Main Memory Page Program with Built-In Erase
- 8. Buffer 1 (or 2) to Main Memory Page Program without Built-In Erase
- 9. Main Memory Page Program through Buffer 1 (or 2) with Built-In Erase
- 10. Main Memory Byte/Page Program through Buffer 1 without Built-In Erase
- 11. Auto Page Rewrite
- 12. Read-Modify-Write

Group C commands consist of:

- 1. Buffer 1 (or 2) Write
- 2. Status Register Read
- 3. Manufacturer and Device ID Read

Group D commands consist of:

- 1. Erase Sector Protection Register
- 2. Program Sector Protection Register
- 3. Sector Lockdown
- 4. Program Security Register
- 5. Buffer and Page Size Configuration
- 6. Freeze Sector Lockdown

If a Group A command is in progress (not fully completed), then another command in Group A, B, C, or D must not be started. However, during the internally self-timed portion of Group B commands, any command in Group C can be executed. The Group B commands using Buffer 1 must use Group C commands using Buffer 2 and vice versa. Finally, during the internally self-timed portion of a Group D command, only the Status Register Read command must be executed.

Most of the commands in Group B can be suspended and resumed, except the Buffer Transfer, Buffer Compare, Auto Page Rewrite and Read-Modify-Write operations. If a Group B command is suspended, all of the Group A commands can be executed. See Table 5 to determine which of the Group B, Group C, and Group D commands are allowed.



16. Command Tables

Table 27. Read Commands

Command	Opcode
Main Memory Page Read	D2h
Continuous Array Read (Low Power Mode)	01h
Continuous Array Read (Low Frequency)	03h
Continuous Array Read (High Frequency)	0Bh
Continuous Array Read (High Frequency)	1Bh
Continuous Array Read (Legacy Command – Not Recommended for New Designs)	E8h
Buffer 1 Read (Low Frequency)	D1h
Buffer 2 Read (Low Frequency)	D3h
Buffer 1 Read (High Frequency)	D4h
Buffer 2 Read (High Frequency)	D6h

Table 28. Program and Erase Commands

Command	Opcode
Buffer 1 Write	84h
Buffer 2 Write	87h
Buffer 1 to Main Memory Page Program with Built-In Erase	83h
Buffer 2 to Main Memory Page Program with Built-In Erase	86h
Buffer 1 to Main Memory Page Program without Built-In Erase	88h
Buffer 2 to Main Memory Page Program without Built-In Erase	89h
Main Memory Page Program through Buffer 1 with Built-In Erase	82h
Main Memory Page Program through Buffer 2 with Built-In Erase	85h
Main Memory Byte/Page Program through Buffer 1 without Built-In Erase	02h
Page Erase	81h
Block Erase	50h
Sector Erase	7Ch
Chip Erase	C7h + 94h + 80h + 9Ah
Program/Erase Suspend	B0h
Program/Erase Resume	D0h
Read-Modify-Write through Buffer 1	58h
Read-Modify-Write through Buffer 2	59h

Table 29. Protection and Security Commands

Command	Opcode								
Enable Sector Protection	3Dh + 2Ah + 7Fh + A9h								
Disable Sector Protection	3Dh + 2Ah + 7Fh + 9Ah								
Erase Sector Protection Register	3Dh + 2Ah + 7Fh + CFh								
Program Sector Protection Register	3Dh + 2Ah + 7Fh + FCh								
Read Sector Protection Register	32h								
Sector Lockdown	3Dh + 2Ah + 7Fh + 30h								
Read Sector Lockdown Register	35h								
Freeze Sector Lockdown	34h + 55h + AAh + 40h								
Program Security Register	9Bh + 00h + 00h + 00h								
Read Security Register	77h								

Table 30. Additional Commands

Command	Opcode
Main Memory Page to Buffer 1 Transfer	53h
Main Memory Page to Buffer 2 Transfer	55h
Main Memory Page to Buffer 1 Compare	60h
Main Memory Page to Buffer 2 Compare	61h
Auto Page Rewrite	58h
Auto Page Rewrite	59h
Deep Power-Down	B9h
Resume from Deep Power-Down	ABh
Ultra-Deep Power-Down	79h
Status Register Read	D7h
Manufacturer and Device ID Read	9Fh
Configure "Power of 2" (Binary) Page Size	3Dh + 2Ah + 80h + A6h
Configure Standard DataFlash Page Size	3Dh + 2Ah + 80h + A7h
Software Reset	F0h + 00h + 00h + 00h

Table 31. Legacy Commands^{[1][2]}

Command	Opcode
Buffer 1 Read	54H
Buffer 2 Read	56H
Main Memory Page Read	52H
Continuous Array Read	68H
Status Register Read	57H

- 1. Legacy commands are not recommended for new designs.
- 2. Legacy commands operate from 2.30 V to 3.60 V $\rm V_{CC}$ only.

Table 32. Detailed Bit-level Addressing Sequence for Binary Page Size (256 bytes)

Page Size = 256 bytes									Address Byte							Address Byte								Address Byte									
Opcode			C	Эрс	ode	е			Reserve	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	YY	A6	A5	A4	A3	A2	A1	A0	Additional Dummy Bytes
01h	0	0	0	0	0	0	0	1	Χ	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	N/A
02h	0	0	0	0	0	0	1	0	Χ	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	N/A
03h	0	0	0	0	0	0	1	1	Χ	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	N/A
0Bh	0	0	0	0	1	0	1	1	Χ	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	1
1Bh	0	0	0	1	1	0	1	1	Χ	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	2
32h	0	0	1	1	0	0	1	0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х	Χ	Χ	Х	Х	Х	N/A
35h	0	0	1	1	0	1	0	1	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х	Х	Х	N/A
50h	0	1	0	1	0	0	0	0	Χ	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Χ	Χ	Χ	Χ	Χ	Х	Χ	Χ	Х	Χ	Х	N/A
53h	0	1	0	1	0	0	1	1	Χ	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Χ	Χ	Х	Χ	Χ	Х	Χ	Х	N/A
55h	0	1	0	1	0	1	0	1	Χ	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Χ	Χ	Х	Χ	Χ	Х	Х	Х	N/A
58h(1)	0	1	0	1	1	0	0	0	Χ	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Χ	X	Χ	Χ	X	Х	Х	X	N/A
59h(1)	0	1	0	1	1	0	0	1	Χ	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Χ	Χ	Χ	Χ	Χ	Х	Х	Х	N/A
58h(2)	0	1	0	1	1	0	0	0	Χ	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	N/A
59h(2)	0	1	0	1	1	0	0	1	Χ	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	N/A
60h	0	1	1	0	0	0	0	0	Χ	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Χ	Χ	Χ	Χ	X	Х	Х	Х	N/A
61h	0	1	1	0	0	0	0	1	Χ	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Χ	Χ	X	Χ	X	Х	Х	Х	N/A
77h	0	1	1	1	0	1	1	1	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	X	Х	Х	Х	N/A
79h	0	1	1	1	1	0	0	1				N	Ά				N/A											N/A					
7Ch	0	1	1	1	1	1	0	0	Χ	Α	Α	Α	Α	Α	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х	Χ	Χ	N/A
81h	1	0	0	0	0	0	0	1	Χ	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Χ	Χ	Χ	Χ	Χ	Х	Χ	Х	N/A
82h	1	0	0	0	0	0	1	0	Χ	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	N/A
83h	1	0	0	0	0	0	1	1	Χ	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Χ	Х	Χ	Χ	Χ	Х	Х	Х	N/A
84h	1	0	0	0	0	1	0	0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Α	Α	Α	Α	Α	Α	Α	Α	N/A
85h	1	0	0	0	0	1	0	1	Χ	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	N/A
86h	1	0	0	0	0	1	1	0	Χ	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Χ	Χ	Χ	Χ	Χ	Х	Х	Х	N/A
87h	1	0	0	0	0	1	1	1	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Α	Α	Α	Α	Α	Α	Α	Α	N/A
88h	1	0	0	0	1	0	0	0	Χ	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Χ	Х	Χ	Χ	Χ	Х	Х	Х	N/A
89h	1	0	0	0	1	0	0	1	Χ	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Χ	Χ	Χ	Χ	Χ	Х	Χ	Х	N/A
9Fh	1	0	0	1	1	1	1	1				N	Ά							N/	Ά							N	/A				N/A
B9h	1	0	1	1	1	0	0	1				N	Ά							N/	Ά							N	/A				N/A
ABh	1	0	1	0	1	0	1	1				N	Α							N/	Ά							N	/A				N/A
B0h	1	0	1	1	0	0	0	0				N								N/								N					N/A
D0h	1	1	0	1	0	0	0	0		N/A										N/								N	/A				N/A
D1h	1	1	0	1	0	0	0	1	Χ		Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Α	Α	Α	Α	Α	Α	Α	Α	N/A
D2h	1	1	0	1	0	0	1	0	Χ		Α	Α	Α	Α	Α		Α	Α	Α	Α	Α			Α	Α	Α	Α	Α	Α	Α	Α	Α	4
D3h	1	1	0	1	0	0	1	1	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ			Χ	Α	Α	Α	Α	Α	Α	Α	Α	N/A
D4h	1	1	0	1	0	1	0	0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Α	Α	Α	Α	Α	Α	Α	Α	1
D6h	1	1	0	1	0	1	1	0	Χ								Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Α	Α	Α	Α	Α	Α	Α	Α	1
D7h	1	1	0	1	0	1	1	1		N/A										N/	Ά							N	/A				N/A

^{1.} Shown to indicate when the Auto Page Rewrite operation is executed.

^{2.} Shown to indicate when the Read-Modify-Write operation is executed.

^{3.} X = Dummy bit.

Table 33. Detailed Bit-level Addressing Sequence for Standard DataFlash Page Size (264 bytes)

Pag	e S	ize	= 2	264	by	tes				-	Add	ires	ss E	Byte)			-	Add	lres	ss E	Byte)		Address Byte			Additional					
Opcode			(Opc	od	е			PA	PA	PA	PA	PA	PA	PA	PA	PA	PA	PA	PA	PA	PA	PA	ВА	ВА	ВА	ВА	ВА	BA	BA	ВА	BA	Dummy Bytes
01h	0	0	0	0	0	0	0	1	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	В	В	В	В	В	В	В	В	В	N/A
02h	0	0	0	0	0	0	1	0	Р	Р	Р	Р	Р	Р	Р	Р	Р	Ρ	Р	Р	Р	Р	Р	В	В	В	В	В	В	В	В	В	N/A
03h	0	0	0	0	0	0	1	1	Р	Р	Р	Р	Р	Р	Р	Р	Ρ	Ρ	Р	Р	Р	Р	Р	В	В	В	В	В	В	В	В	В	N/A
0Bh	0	0	0	0	1	0	1	1	Р	Ρ	Р	Р	Р	Ρ	Р	Р	Ρ	Ρ	Р	Р	Р	Р	Р	В	В	В	В	В	В	В	В	В	1
1Bh	0	0	0	1	1	0	1	1	Р	Ρ	Р	Р	Р	Ρ	Р	Р	Ρ	Ρ	Р	Р	Р	Р	Р	В	В	В	В	В	В	В	В	В	2
32h	0	0	1	1	0	0	1	0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	N/A
35h	0	0	1	1	0	1	0	1	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х	Χ	Χ	Χ	Χ	Х	Χ	Χ	Х	Χ	Χ	Χ	Χ	Χ	Х	Х	Χ	N/A
50h	0	1	0	1	0	0	0	0	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х	Χ	Χ	N/A
53h	0	1	0	1	0	0	1	1	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Χ	Χ	Χ	Χ	Χ	Χ	Х	Χ	Χ	N/A
55h	0	1	0	1	0	1	0	1	Р	Ρ	Р	Р	Р	Ρ	Р	Р	Р	Р	Р	Р	Р	Р	Р	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	N/A
58h ₍₁₎	0	1	0	1	1	0	0	0	Р	Ρ	Р	Р	Р	Ρ	Ρ	Р	Р	Р	Р	Р	Р	Р	Р	Χ	Χ	Χ	Χ	Χ	Χ	Х	Χ	Χ	N/A
59h(1)	0	1	0	1	1	0	0	1	Р	Ρ	Р	Р	Р	Ρ	Ρ	Р	Ρ	Р	Р	Р	Р	Р	Р	Χ	Χ	Χ	Χ	Χ	Χ	Х	Χ	Χ	N/A
58h(2)	0	1	0	1	1	0	0	0	Р	Ρ	Р	Р	Р	Ρ	Ρ	Р	Р	Р	Р	Р	Р	Р	Р	В	В	В	В	В	В	В	В	В	N/A
59h ₍₂₎	0	1	0	1	1	0	0	1	Р	Ρ	Р	Р	Р	Ρ	Ρ	Р	Ρ	Р	Р	Р	Р	Р	Р	В	В	В	В	В	В	В	В	В	N/A
60h	0	1	1	0	0	0	0	0	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	N/A
61h	0	1	1	0	0	0	0	1	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Χ	Χ	Χ	Χ	Χ	Х	Х	Χ	Х	N/A
77h	0	1	1	1	0	1	1	1	Х	Х	Χ	Χ		Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	X	Х	Χ	X	N/A
79h	0	1	1	1	1	0	0	1				N	Ά			,		N/A				N/A					N/A						
7Ch	0	1	1	1	1	1	0	0	Р	Р	Р	Р	Р	Χ	Х	Х	Χ	Χ	Χ	Χ		Χ	Χ		Χ	Χ	Χ	Χ	Χ		Χ	Χ	N/A
81h	1	0	0	0	0	0	0	1	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Χ	Χ	Χ	Χ	Χ	Χ	Х	Χ	Χ	N/A
82h	1	0	0	0	0	0	1	0	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	В	В	В	В	В	В	В	В	В	N/A
83h	1	0	0	0	0	0	1	1	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Χ	Χ	Χ	Χ	Χ	Χ		Х	Χ	N/A
84h	1	0	0	0	0	1	0	0	Х	Χ	Х	Χ	Χ	Х	Х	Х	Χ	Χ	Х	Х	Х	Χ	Х	В	В	В	В	В	В	В	В	В	N/A
85h	1	0	0	0	0	1	0	1	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	В	В	В	В	В	В	В	В	В	N/A
86h	1	0	0	0	0	1	1	0	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Х	Χ	Χ	Χ	Χ	Х		Χ	Х	N/A
87h	1	0	0	0	0	1	1	1	Х	Χ	Х	Χ	Χ	Χ	Χ	Х	Χ	Χ	Χ	Χ	Х	Χ	Χ	В	В	В	В	В	В	В	В	В	N/A
88h	1	0	0	0	1	0	0	0	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	X	Х	Х	X	Х	X	Х	Х	X	N/A
89h	1	0	0	0	1	0	0	1	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	P	Р	Р	Р	Х	Х	Х	Χ	X	X	Х	X	Χ	N/A
9Fh	1	0	0	1	1	1	1	1				N/								N.								N/					N/A
B9h	1		1	1	_			1				N/								N.								N					N/A
ABh		0	1		1							N/								N,								N/					N/A
B0h							0			N/A N/A						N.									/A				N/A				
D0h		1		1			0			V	V			V	V	\ <u>\</u>	V	V	V		/A	\ <u>\</u>	V	Г	_	П	_		/A	Г	Г	Г	N/A
D1h		1		1			0			X P	X			X P				Х				X P			В		В				В	В	N/A
D2h		1		1				0									P						P		В	В	В				В		4 N/A
D3h D4h		1		1			0																		ВВ	ВВ	В				B B		N/A 1
D4h D6h		1	0	1			1																								В		1
Don D7h		1	0	1	0				^	۸	٨			^	۸	^	۸	٨	٨	N.		^	^	D	D	D	D			D	D	D	N/A
וויט	ı	<u> </u>	U	<u> </u>	U		1	1				N	А							IN	/A							N	А				IN/A

Notes:

- 1. Shown to indicate when the Auto Page Rewrite operation is executed.
- 2. Shown to indicate when the Read-Modify-Write operation is executed.
- 3. P = Page Address Bit, B = Byte/Buffer Address Bit, X = Dummy Bit



17. Power-On/Reset State

When power is first applied to the device, or when recovering from a reset condition, the output pin (SO) is in a high impedance state, and a high-to-low transition on the CSB pin is required to start a valid command. The SPI mode (Mode 3 or Mode 0) is automatically selected on every falling edge of CSB by sampling the inactive clock state.

17.1 Power-Up/Power-Down Voltage and Timing Requirements

During power-up, the device must not be READ for at least the minimum t_{VCSL} time after the supply voltage reaches the minimum V_{POR} level (V_{POR} min). While the device is being powered-up, the internal Power-On Reset (POR) circuitry keeps the device in a reset mode until the supply voltage rises above the minimum V_{CC} . During this time, all operations are disabled and the device does not respond to any commands.

If the first operation to the device after power-up is a program or erase operation, then the operation cannot be started until the supply voltage reaches the minimum V_{CC} level and an internal device delay has elapsed. This delay has a maximum time of t_{PUW} . After the t_{PUW} time, the device is in standby mode if CSB is at logic high or active mode if CSB is at logic low. For the case of Power-down then Power-up operation, or if a power interruption occurs (such that V_{CC} drops below V_{POR} max), the V_{CC} of the Flash device must be maintained below V_{PWD} for at least the minimum specified T_{PWD} time. This is to ensure the Flash device resets properly after a power interruption.

Symbol	Parameter	Min	Max	Units
V _{PWD} [1]	V _{CC} for device initialization		1.0	V
t _{PWD} ^[1]	Minimum duration for device initialization	300		μs
t _{VCSL}	Minimum V _{CC} to chip select low time for Read command	70		μs
t _{VR} ^[1]	V _{CC} rise time	1	500000	μs/V
V _{POR}	Power on reset voltage	1.45	1.6	V
t _{PUW}	Power up delay time before Program or Erase is allowed		3	ms

Table 34. Voltage and Timing Requirements for Power-Up/Power-Down

^{1.} Not 100% tested (value guaranteed by design and characterization).




Figure 24. Power-Up Timing

18. System Considerations

The serial interface is controlled by the Serial Clock (SCK), Serial Input (SI), and Chip Select ($\overline{\text{CS}}$) pins. These signals must rise and fall monotonically and be free from noise. Excessive noise or ringing on these pins can be misinterpreted as multiple edges and cause improper operation of the device. PCB traces must be kept to a minimum distance or appropriately terminated to ensure proper operation. If necessary, decoupling capacitors can be added on these pins to provide filtering against noise glitches.

As system complexity continues to increase, voltage regulation is becoming more important. A key element of any voltage regulation scheme is its current sourcing capability. Like all Flash memories, the peak current for DataFlash devices occurs during the programming and erasing operations. The supply voltage regulator needs to be able to supply this peak current requirement. An under specified regulator can cause current starvation. Besides increasing system noise, current starvation during programming or erasing can lead to improper operation and possible data corruption.



19. Electrical Specifications

19.1 Absolute Maximum Ratings*

*Notice: Stresses beyond those listed under "Absolute Maximum Temperature under Bias -55 °C to +125 °C Ratings" can cause permanent damage to the device. The "Absolute Maximum Ratings" are stress ratings only and Storage Temperature. -65 °C to +150 °C functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to All Output Voltages with Respect to Ground absolute maximum rating conditions for extended periods-0.6 V to V_{CC} + 0.6 V can affect device reliability. Voltage extremes referenced in the "Absolute Maximum Ratings" are intended to accommodate short duration undershoot/overshoot All Input Voltages with Respect to Ground conditions and does not imply or guarantee functional (excluding V_{CC} pin, including NC pins) device operation at these levels for any extended period of-0.6 V to V_{CC} + 0.6 V

19.2 DC and AC Operating Range

		AT45DB641E
Operating Temperature (Case)	Industrial	-40 °C to 85 °C
V _{CC} Power Supply	1.7 V to 3.6 V	

19.3 DC Characteristics

0	B	O a salitira a	1.7	V to 3	.6 V	2.3	11.74		
Symbol	Parameter	Condition	Min	Тур	Max	Min	Тур	Max	Units
I _{UDPD}	Ultra-Deep Power- Down Current	$\overline{\text{CS}} = \text{V}_{\text{CC.}}$ All other inputs at 0 V or V _{CC} .		0.3	1		0.4	1	μA
I _{DPD}	Deep Power-Down Current	$\overline{\text{CS}} = \text{V}_{\text{CC.}}$ All other inputs at 0 V or V _{CC} .		5	25		6	25	μA
I _{SB}	Standby Current	$\overline{\text{CS}}$ = V _{CC.} All other inputs at 0 V or V _{CC} .		25	45		25	45	μA
	Active Current, Low	f = 1 MHz; I _{OUT} = 0 mA		6	9		6	9	mA
I _{CC1}	Power Read (01h) Operation	f = 15 MHz; I _{OUT} = 0 mA		7	11		7	11	mA
ı [1][2]	Active Current,	f = 50 MHz; I _{OUT} = 0 mA		12	17		12	17	mA
I _{CC2} ^{[1][2]}	Read Operation	f = 85 MHz; I _{OUT} = 0 mA		16	22		16	22	mA
I _{CC3}	Active Current, Program Operation	CS = V _{CC}		14	16		14	16	mA
I _{CC4}	Active Current, Erase Operation	CS = V _{CC}		8	12		8	12	mA
I _{LI}	Input Load Current	All inputs at CMOS levels			1			1	μA
I _{LO}	Output Leakage Current	All inputs at CMOS levels			1			1	μA
V _{IL}	Input Low Voltage				V _{CC} x 0.3			V _{CC} x 0.3	V
V _{IH}	Input High Voltage		V _{CC} x 0.7		V _{CC} + 0.6	V _{CC} x 0.7		V _{CC} + 0.6	V
V _{OL}	Output Low Voltage	I _{OL} = 100 μA			0.4			0.4	V
V _{OH}	Output High Voltage	I _{OH} = -100 μA	V _{CC} - 0.2 V			V _{CC} - 0.2 V			V

^{1.} Typical values measured at 3.0 V at 25 $^{\circ}\text{C}.$

^{2.} $\rm\,I_{CC2}$ during a Buffer Read is 20 mA maximum @ 20 MHz.

19.4 AC Characteristics

Oh al	Barranatas	1.7 V t	o 3.6 V	2.3 V t	o 3.6 V	Haita
Symbol	Parameter	Min	Max	Min	Max	Units
f _{SCK}	SCK Frequency		50		85	MHz
f _{CAR1}	SCK Frequency for Continuous Read (0x0B)		50		85	MHz
f _{CAR2}	SCK Frequency for Continuous Read (Low Frequency)(0x03)		40		50	MHz
f _{CAR3}	SCK Frequency for Continuous Read (Low Power Mode – 01h Opcode)		15		15	MHz
f _{CAR4}	SCK Frequency for Continuous Read (0x1B)		66		104	MHz
t _{WH}	SCK High Time	4.5		4.5		ns
t _{WL}	SCK Low Time	4.5		4.5		ns
t _{SCKR} ^[1]	SCK Rise Time, Peak-to-peak	0.1		0.1		V/ns
t _{SCKF} ^[1]	SCK Fall Time, Peak-to-peak	0.1		0.1		V/ns
t _{CS}	Minimum CS High Time	30		30		ns
t _{CSS}	CS Setup Time	6		5		ns
t _{CSH}	CS Hold Time	5		5		ns
t _{SU}	Data In Setup Time	2		2		ns
t _H	Data In Hold Time	1		1		ns
t _{HO}	Output Hold Time	0		0		ns
t _{DIS} ^[1]	Output Disable Time		8		6	ns
t _V	Output Valid		7		6	ns
t _{WPE}	WP Low to Protection Enabled		1		1	μs
t _{WPD}	WP High to Protection Disabled		1		1	μs
t _{LOCK}	Freeze Sector Lockdown Time (from CS High)		200		200	μs
t _{EUDPD} ^[1]	CS High to Ultra-Deep Power-Down		3		3	μs
t _{CSLU}	Minimum CS Low Time to Exit Ultra-Deep Power-Down	20		20		ns
t _{XUDPD}	Exit Ultra-Deep Power-Down Time		100		100	μs
t _{EDPD} ^[1]	CS High to Deep Power-Down		2		2	μs
t _{RDPD}	Resume from Deep Power-Down Time		35		35	μs
t _{XFR}	Page to Buffer Transfer Time		180		180	μs
t _{COMP}	Page to Buffer Compare Time		180		180	μs
t _{RST}	RESET Pulse Width	10		10		μs
t _{REC}	RESET Recovery Time		1		1	μs
t _{SWRST}	Software Reset Time		35		35	μs

^{1.} Values are based on device characterization, not 100% tested in production.



19.5 Program and Erase Characteristics

Symbol	Parameter	1.	7 V to 3.6	٧	2.	Units				
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Offics		
t _{EP}	Page Erase and Programming Tim bytes)		10	35		8	35	ms		
t _P	Page Programming Time			1.5	5		1.5	3	ms	
t _{BP}	Byte Programming Time		8			8		μs		
t _{PE}	Page Erase Time		7	35		7	35	ms		
t _{BE}	Block Erase Time		25	50		25	50	ms		
t _{SE}	Sector Erase Time			2.5	6.5		2.5	6.5	s	
t _{CE}	Chip Erase Time			80	208		80	208	s	
t	Suspend Time	Program		8	12		8	12	He	
t _{SUSP}	Suspend fille	Erase		20	30		20	30	μs	
+ -	Resume Time Program			3	5		3	5		
t _{RES}	TAGOUNG TIME		3	5		3	5	μs		
t _{OTPP}	OTP Security Register Program Ti		200	500		200	500	μs		

Note:


- 1. Values are based on device characterization, not 100% tested in production.
- 2. Not 100% tested (Values guaranteed by design and characterization).

20. Input Test Waveforms and Measurement Levels



 t_R , t_F < 2ns (10% to 90%)


21. Output Test Load



22. Using the RapidS Function

To take advantage of the RapidS function's ability to operate at higher clock frequencies, a full clock cycle must be used to transmit data back and forth across the serial bus. The DataFlash is designed to clock its data out on the falling edge of the SCK signal, and clock data in on the rising edge of SCK.

For full clock cycle operation to be achieved, when the DataFlash is clocking data out on the falling edge of SCK, the host controller must wait until the next falling edge of SCK to latch the data in. Similarly, the host controller must clock its data out on the rising edge of SCK in order to give the DataFlash a full clock cycle to latch the incoming data in on the next rising edge of SCK.



MOSI = Master Out, Slave In

MISO = Master In, Slave Out

The Master is the host controller and the Slave is the DataFlash.

The Master always clocks data out on the rising edge of SCK and always clocks data in on the falling edge of SCK. The Slave always clocks data out on the falling edge of SCK and always clocks data in on the rising edge of SCK.

- A. Master clocks out first bit of BYTE-MOSI on the rising edge of SCK
- B. Slave clocks in first bit of BYTE-MOSI on the next rising edge of SCK
- C. Master clocks out second bit of BYTE-MOSI on the same rising edge of SCK
- D. Last bit of BYTE-MOSI is clocked out from the Master
- E. Last bit of BYTE-MOSI is clocked into the slave
- F. Slave clocks out first bit of BYTE-SOG. Master clocks in first bit of BYTE-SO
- H. Slave clocks out second bit of BYTE-SO
- I. Master clocks in last bit of BYTE-SO

Figure 25. RapidS Mode




Figure 26. Command Sequence for Read/Write Operations for Page Size 256 bytes (Except Status Register Read, Manufacturer and Device ID Read)




Figure 27. Command Sequence for Read/Write Operations for Page Size 264 bytes (Except Status Register Read, Manufacturer and Device ID Read)



23. AC Waveforms

Four different timing waveforms are shown in Figure 28 through Figure 31. Waveform 1 shows the SCK signal being low when $\overline{\text{CS}}$ makes a high-to-low transition and Waveform 2 shows the SCK signal being high when $\overline{\text{CS}}$ makes a high-to-low transition. In both cases, output SO becomes valid while the SCK signal is still low (SCK low time is specified as t_{WL}). Timing Waveforms 1 and 2 conform to RapidS serial interface but for frequencies up to 85MHz. Waveforms 1 and 2 are compatible with SPI Mode 0 and SPI Mode 3, respectively.

Waveform 3 and 4 show the general timing diagram for RapidS serial interface. These are similar to Waveform 1 and 2, except that output SO is not restricted to become valid during the t_{WL} period. These timing waveforms are valid over the full frequency range (maximum frequency = 85 MHz) of the RapidS serial case.




Figure 28. Waveform 1 = SPI Mode 0 Compatible




Figure 29. Waveform 2 = SPI Mode 3 Compatible




Figure 30. Waveform 3 = RapidS Mode 0




Figure 31. Waveform 4 = RapidS Mode 3

24. Write Operations

The following block diagram and waveforms show the various write sequences available.




Figure 32. Block Diagram




Figure 33. Buffer Write




Figure 34. Buffer to Main Memory Page Program

25. Read Operations

The following block diagram and waveforms show the available read sequences.




Figure 35. Block Diagram




Figure 36. Main Memory Page Read




Figure 37. Main Memory Page to Buffer Transfer

(Data From the selected Flash Page is read into either SRAM Buffer)






Figure 38. Buffer Read

26. Detailed Bit-level Read Waveforms: RapidS Mode 0/Mode 3




Figure 39. Continuous Array Read (Legacy Opcode E8h)




Figure 40. Continuous Array Read (Opcode 0Bh)




Figure 41. Continuous Array Read (Opcode 01h or 03h)




Figure 42. Main Memory Page Read (Opcode D2h)




Figure 43. Buffer Read (Opcode D4h or D6h)




Figure 44. Buffer Read - Low Frequency (Opcode D1h or D3h)




Figure 45. Read Sector Protection Register (Opcode 32h)




Figure 46. Read Sector Lockdown Register (Opcode 35h)




Figure 47. Read Security Register (Opcode 77h)




Figure 48. Status Register Read (Opcode D7h)




Figure 49. Manufacturer and Device Read (Opcode 9Fh)




Figure 50. Reset Timing

The $\overline{\text{CS}}$ signal should be in the high state before the RESET signal is deasserted.

27. Auto Page Rewrite Flowchart




Figure 51. Algorithm for Programming or Re-programming of the Entire Array Sequentially

- 1. This type of algorithm is used for applications in which the entire array is programmed sequentially, filling the array page-by-page.
- 2. A page can be written using either a Main Memory Page Program operation or a buffer write operation followed by a buffer to Main Memory Page Program operation.
- 3. The algorithm above shows the programming of a single page. The algorithm is repeated sequentially for each page within the entire array.





Figure 52. Algorithm for Programming or Re-programming of the Entire Array Randomly

- 1. To preserve data integrity, each page of an DataFlash sector must be updated/rewritten at least once within every 50,000 cumulative page erase and program operations.
- 2. A page address pointer must be maintained to indicate which page is to be rewritten. The Auto Page Rewrite command must use the address specified by the page address pointer.
- 3. Other algorithms can be used to rewrite portions of the Flash array. Low-power applications can choose to wait until 50,000 cumulative page erase and program operations have accumulated before rewriting all pages of the sector.

28. Ordering Information (Standard DataFlash Page Size)





Ordering Code	Package	Lead Finish	Page Size	Operating Voltage	f _{SCK}	Device Grade
AT45DB641E-SHN-B	8-lead 208-mil wide. Plastic		264			
AT45DB641E-SHN-T	Gull Wing Small Outline	NiPdAu	204	- 1.7 V to 3.6 V	85 MHz	Industrial (-40 °C to 85 °C)
AT45DB641E-SHN2B-T	(EIAJ SOIC)		256			
AT45DB641E-MHN-Y	8-pad (5 x 6 x 0.6 mm		264			
AT45DB641E-MHN-T	body), Thermally Enhanced Plastic Ultra Thin Dual Flat		204			
AT45DB641E-MHN2B-T	No-lead (DFN)		256			
AT45DB641E-MWHN-Y	8-pad (6 x 8 x 1.0 mm		264			
AT45DB641E-MWHN-T	body), Thermally Enhanced Plastic Very Thin Dual Flat		204			
AT45DB641E-MWHN2B-T	No-lead (DFN)		256	1		
AT45DB641E-DWF ^[1]	Die in Wafer Form		264			


^{1.} Contact Renesas Electronics for mechanical drawing or Die Sales information.


29. Packaging Information

29.1 8-Lead 208-mil Wide EIAJ SOIC









DIMENSIONS IN MILLIMETERS DIMENSIONS IN INCH SYMBOLS MIN MON MAX MIN MON MAX 1.75 1.95 2.16 0.069 0.077 0.085 0.05 0.15 0.25 Α1 0.002 0.006 0.010 1.70 1.80 0.071 A2 1.91 0.067 0.075 0.35 0.42 0.48 0.014 0.017 0.019 b C 0.19 0.20 0.25 0.007 0.008 0.010 D 5.18 5.28 5.38 0.204 0.208 0.212 D1 5.13 5.23 5.33 0.202 0.206 0.210 Ε 5.18 5.28 5.38 0.204 0.208 0.212 E1 5.13 5.23 5.33 0.202 0.206 0.210 1.27 0.050 е Н 7.70 7.90 8.10 0.303 0.311 0.319 0.50 0.65 0.80 0.020 0.026 L 0.031 0.10 0.004 у

8*

0.

NOTES:

- 1. CONTROLLING DIMENSION: INCH
- 2. LEAD FRAME MATERIAL : COPPER 194.
- 3. DIMENSION "D", "D1" DOES NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED 0.006"[0.15mm] PER END. DIMENSION "E", "E1" DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010"[0.25mm] PER SIDE.
- 4. DIMENSION "b" DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.003"[0.08mm].




8.


٥.

0

29.2 8-pad (5 x 6 x 0.6 mm body) DFN



29.3 8-pad (6 x 8 x 1.0 mm body) DFN



30. Revision History

Doc. Rev.	Date	Comments
DS-45DB641E-027A	8/2013	Initial document release.
DS-45DB641E-027B	10/2013	Updated spec in Continuous Array Read (1Bh Opcode) to fCAR4. Corrected Low Power Read Option (up to 15 MHz). Corrected Ultra-Deep Power-Down current (400 nA typical). Updated spec for Input High Voltage (Max) to $V_{\rm CC}$ + 0.6 V. Updated DC and AC parameters, and Program and Erase Characteristics. Updated datasheet status to Preliminary.
DS-45DB641E-027C	11/2013	Corrected Memory Architecture Diagram, Figure 3.1.
DS-45DB641E-027D	1/2014	Added Exit Ultra-Deep Power-Down (Chip Select Low).
DS-45DB641E-027E	1/2014	Updated specifications for I _{DPD} , I _{SB} , I _{CC2} , f _{CAR2} , and t _{XUDPD} . Removed Preliminary status.
DS-45DB641E-027F	4/2015	Added WLCSP package. Expanded explanation of Power up/Power down (Section 16). Corrected Table 6-4 (Additional Commands, "Main Memory to Buffer"). Corrected Ordering Code Detail Diagram (voltage range).
DS-45DB641E-027G	6/2015	Added Die in Wafer Form package option. Updated 44-WLCSP package title.
DS-45DB641E-027H	1/2016	Corrected page size reference in Ordering Detail Diagram. Updated UUN package diagram.
DS-45DB641E-027I	1/2017	Added patent information.
DS-45DB641E-027J	8/2017	Updated 6 x 8 VDFN package drawing.
DS-45DB641E-027K	2/2019	Removed 9CC, 9-ball UBGA package option.
DS-45DB641E-027L	8/2021	Corrected Ordering Detail figure (Section 27.1).
DS-45DB641E-027M	9/2021	Removed WLCSP package option.
DS-45DB641E-027N	2/2022	Changed company logo to Renesas.
DS-45DB641E-027O	6/2023	Applied Renesas template to document. Updated PODs in Section 29. Revised Order Information in Section 28.