## MC10212

## High Speed Dual 3-Input/ 3-Output OR/NOR Gate

The MC10212 is designed to drive up to six transmission lines simul- taneously. The multiple outputs of this device also allow the wire "OR"-ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines with minimum propagation delay from a single point makes the MC10212 particularly useful in clock distribution applications where minimum clock skew is desired.

- $P_{D}=160 \mathrm{~mW}$ typ/pkg (No Load)
- $\mathrm{t}_{\mathrm{pd}}=1.5 \mathrm{~ns}$ typ (All Outputs Loaded)
- $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=1.5 \mathrm{~ns}$ typ $(20 \%-80 \%)$


## LOGIC DIAGRAM



$$
\begin{aligned}
\mathrm{V}_{C C 1} & =\operatorname{PIN} 1,15 \\
\mathrm{~V}_{C C 2} & =\operatorname{PIN} 16 \\
\mathrm{~V}_{\text {EE }} & =\operatorname{PIN} 8
\end{aligned}
$$

DIP
PIN ASSIGNMENT


Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18.


## ON Semiconductor

http://onsemi.com


A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week

ORDERING INFORMATION

| Device | Package | Shipping |
| :--- | :---: | :---: |
| MC10212L | CDIP-16 | 25 Units / Rail |
| MC10212P | PDIP-16 | 25 Units / Rail |
| MC10212FN | PLCC-20 | 46 Units / Rail |

ELECTRICAL CHARACTERISTICS

| Characteristic | Symbol | Pin Under Test | Test Limits |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $-30^{\circ} \mathrm{C}$ |  | +25 ${ }^{\circ} \mathrm{C}$ |  |  | $+85^{\circ} \mathrm{C}$ |  |  |
|  |  |  | Min | Max | Min | Typ | Max | Min | Max |  |
| Power Supply Drain Current | $\mathrm{I}_{\mathrm{E}}$ | 8 |  | 42 |  | 30 | 38 |  | 42 | mAdc |
| Input Current | linH | 5, 6, 7 |  | 650 |  |  | 410 |  | 410 | $\mu \mathrm{Adc}$ |
|  | l inL | 5, 6, 7 | 0.5 |  | 0.5 |  |  | 0.3 |  | $\mu \mathrm{Adc}$ |
| Output Voltage Logic 1 | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline-1.060 \\ & -1.060 \\ & -1.060 \end{aligned}$ | $\begin{aligned} & -0.890 \\ & -0.890 \\ & -0.890 \end{aligned}$ | $\begin{aligned} & -0.960 \\ & -0.960 \\ & -0.960 \end{aligned}$ |  | $\begin{aligned} & -0.810 \\ & -0.810 \\ & -0.810 \end{aligned}$ | $\begin{aligned} & -0.890 \\ & -0.890 \\ & -0.890 \end{aligned}$ | $\begin{aligned} & -0.700 \\ & -0.700 \\ & -0.700 \end{aligned}$ | Vdc |
| Output Voltage Logic 0 | VOL | $\begin{aligned} & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline-1.890 \\ & -1.890 \\ & -1.890 \end{aligned}$ | $\begin{aligned} & -1.675 \\ & -1.675 \\ & -1.675 \end{aligned}$ | $\begin{aligned} & \hline-1.850 \\ & -1.850 \\ & -1.850 \end{aligned}$ |  | $\begin{aligned} & \hline-1.650 \\ & -1.650 \\ & -1.650 \end{aligned}$ | $\begin{aligned} & -1.825 \\ & -1.825 \\ & -1.825 \end{aligned}$ | $\begin{aligned} & -1.615 \\ & -1.615 \\ & -1.615 \end{aligned}$ | Vdc |
| Threshold Voltage Logic 1 | VOHA | $\begin{aligned} & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline-1.080 \\ & -1.080 \\ & -1.080 \end{aligned}$ |  | $\begin{aligned} & -0.980 \\ & -0.980 \\ & -0.980 \end{aligned}$ |  |  | $\begin{aligned} & -0.910 \\ & -0.910 \\ & -0.910 \end{aligned}$ |  | Vdc |
| Threshold Voltage Logic 0 | V ${ }_{\text {OLA }}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \end{aligned}$ |  | $\begin{aligned} & -1.655 \\ & -1.655 \\ & -1.655 \end{aligned}$ |  |  | $\begin{aligned} & -1.630 \\ & -1.630 \\ & -1.630 \end{aligned}$ |  | $\begin{aligned} & \hline-1.595 \\ & -1.595 \\ & -1.595 \end{aligned}$ | Vdc |
| Switching Times ( $50 \Omega$ Load) Propagation Delay | $\begin{aligned} & \mathrm{t} 5+2+ \\ & \mathrm{t} 5-2- \\ & \mathrm{t} 5+3- \\ & \mathrm{t} 5-3+ \\ & \mathrm{t} 5+4- \\ & \mathrm{t} 5-4+ \end{aligned}$ | 223344 |  |  |  |  | 2.5 | 1.0 | 2.8 | ns |
|  |  |  | 1.0 | 2.6 |  |  |  |  |  |  |
|  |  |  | 1.0 | 2.6 | 1.0 | 1.5 | 2.5 | 1.0 | 2.8 |  |
|  |  |  | 1.0 | 2.6 | 1.0 | 1.5 | 2.5 | 1.0 | 2.8 |  |
|  |  |  | 1.0 | 2.6 | 1.0 | 1.5 | 2.5 | 1.0 | 2.8 |  |
|  |  |  | 1.0 | 2.6 | 1.0 | 1.5 | 2.5 | 1.0 | 2.8 |  |
|  |  |  | 1.0 | 2.6 | 1.0 | 1.5 | 2.5 | 1.0 | 2.8 |  |
| Rise Time (20 to 80\%) | $\begin{aligned} & \mathrm{t}_{2+} \\ & \mathrm{t}_{3+} \\ & \mathrm{t}_{4+} \end{aligned}$ | 234 | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 1.0 \end{aligned}$ | 2.6 | 1.0 | 1.5 | 2.5 | 1.0 | 2.8 |  |
|  |  |  |  | 2.6 | 1.0 | 1.5 | 2.5 | 1.0 | 2.8 |  |
|  |  |  |  | 2.6 | 1.0 | 1.5 | 2.5 | 1.0 | 2.8 |  |
| Fall Time (20 to 80\%) | $\begin{aligned} & \mathrm{t}_{2-} \\ & \mathrm{t}_{3-} \\ & \mathrm{t}_{4-} \end{aligned}$ | 234 | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 1.0 \end{aligned}$ | 2.6 | 1.0 | 1.5 | 2.5 | 1.0 | 2.8 |  |
|  |  |  |  | 2.6 | 1.0 | 1.5 | 2.5 | 1.0 | 2.8 |  |
|  |  |  |  | 2.6 | 1.0 | 1.5 | 2.5 | 1.0 | 2.8 |  |

ELECTRICAL CHARACTERISTICS (continued)

| @ Test Temperature |  |  |  | TEST VOLTAGE VALUES (Volts) |  |  |  |  | (VCc) Gnd |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{V}_{\text {IHmax }}$ | $\mathrm{V}_{\text {ILImin }}$ | $\mathrm{V}_{\text {IHAmin }}$ | VILAmax | $\mathrm{V}_{\text {EE }}$ |  |
|  |  |  | $\begin{array}{r} -30^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +85^{\circ} \mathrm{C} \end{array}$ | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 |  |
|  |  |  |  | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 |  |
|  |  |  |  | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 |  |
| Characteristic |  | Symbol | Pin Under Test | TEST VOLTAGE APPLIED TO PINS LISTED BELOW |  |  |  |  |  |
|  |  | $\mathrm{V}_{\text {IHmax }}$ |  | $\mathrm{V}_{\text {ILImin }}$ | $\mathrm{V}_{\text {IHAmin }}$ | VILAmax | $\mathrm{V}_{\text {EE }}$ |  |
| Power Supply Drain Current |  |  | ${ }_{\text {I }}$ ( | 8 |  |  |  |  | 8 | 1, 15, 16 |
| Input Current |  | linH | 5, 6, 7 | 5, 6, $7^{*}$ |  |  |  | 8 | 1, 15, 16 |
|  |  | linL | 5, 6, 7 |  | 5, 6, $7^{*}$ |  |  | 8 | 1,15, 16 |
| Output Voltage | Logic 1 | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \end{aligned}$ | 5 |  |  |  | $\begin{aligned} & 8 \\ & 8 \\ & 8 \end{aligned}$ | $\begin{aligned} & 1,15,16 \\ & 1,15,16 \\ & 1,15,16 \end{aligned}$ |
| Output Voltage | Logic 0 | VOL | $\begin{aligned} & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ |  |  |  | $\begin{aligned} & 8 \\ & 8 \\ & 8 \end{aligned}$ | $\begin{aligned} & 1,15,16 \\ & 1,15,16 \\ & 1,15,16 \end{aligned}$ |
| Threshold Voltage | Logic 1 | V ${ }_{\text {OHA }}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \end{aligned}$ |  |  | 5 | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ | $\begin{aligned} & 8 \\ & 8 \\ & 8 \end{aligned}$ | $\begin{aligned} & 1,15,16 \\ & 1,15,16 \\ & 1,15,16 \end{aligned}$ |
| Threshold Voltage | Logic 0 | VOLA | $\begin{aligned} & 2 \\ & 3 \\ & 4 \end{aligned}$ |  |  | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ | 5 | $\begin{aligned} & 8 \\ & 8 \\ & 8 \end{aligned}$ | $\begin{aligned} & 1,15,16 \\ & 1,15,16 \\ & 1,15,16 \end{aligned}$ |
| Switching Times Propagation Delay | (50 $\Omega$ Load) | $\begin{aligned} & \mathrm{t}_{5+2+} \\ & \mathrm{t}_{5-2-} \\ & \mathrm{t}_{5+3-} \\ & \mathrm{t}_{5-3+} \\ & \mathrm{t} 5+4- \\ & \mathrm{t} 5-4+ \end{aligned}$ | $\begin{aligned} & 2 \\ & 2 \\ & 3 \\ & 3 \\ & 4 \\ & 4 \\ & 4 \end{aligned}$ |  |  | Pulse In | Pulse Out | -3.2 V | +2.0 V |
|  |  |  |  |  |  | 5 5 5 5 5 5 | $\begin{aligned} & 2 \\ & 2 \\ & 3 \\ & 3 \\ & 4 \\ & 4 \end{aligned}$ | $\begin{aligned} & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \end{aligned}$ | $\begin{aligned} & 1,15,16 \\ & 1,15,16 \\ & 1,15,16 \\ & 1,15,16 \\ & 1,15,16 \\ & 1,15,16 \end{aligned}$ |
| Rise Time | (20 to 80\%) | $\begin{aligned} & \mathrm{t}_{2+} \\ & \mathrm{t}_{3+} \\ & \mathrm{t}_{4+} \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \end{aligned}$ |  |  | $\begin{aligned} & 5 \\ & 5 \\ & 5 \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & 8 \\ & 8 \\ & 8 \end{aligned}$ | $\begin{aligned} & 1,15,16 \\ & 1,15,16 \\ & 1,15,16 \end{aligned}$ |
| Fall Time | (20 to 80\%) | $\begin{aligned} & \mathrm{t}_{2-} \\ & \mathrm{t}_{3-} \\ & \mathrm{t}_{4-} \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \end{aligned}$ |  |  | $\begin{aligned} & 5 \\ & 5 \\ & 5 \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & 8 \\ & 8 \\ & 8 \end{aligned}$ | $\begin{aligned} & 1,15,16 \\ & 1,15,16 \\ & 1,15,16 \end{aligned}$ |

* Individually test each input using the pin connections shown.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a $50-$ ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

