# 74ABT273 Octal D-Type Flip-Flop

# FAIRCHILD

SEMICONDUCTOR®

# 74ABT273 Octal D-Type Flip-Flop

### **General Description**

The ABT273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset ( $\overline{\text{MR}}$ ) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

### Features

- Eight edge-triggered D-type flip-flops
- Buffered common clock
- Buffered, asynchronous Master Reset
- See ABT377 for clock enable version
- See ABT373 for transparent latch version
- See ABT374 for 3-STATE version
- Output sink capability of 64 mA, source capability of 32 mA
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability
- Disable time less than enable time to avoid bus contention

### **Ordering Code:**


Order Number	Package	Package Description					
	Number	i acrage bescription					
74ABT273CSC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide					
74ABT273CSJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide					
74ABT273CMSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide					
74ABT273CMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide					
74ABT273CMTCX_NL (Note 1)	MTC20	Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide					

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Pb-Free package per JEDEC J-STD-020B.

Note 1: "\_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.

### **Connection Diagram**



### **Pin Descriptions**


Pin Names	Description
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
MR	Master Reset (Active LOW)
СР	Clock Pulse Input (Active Rising Edge)
Q <sub>0</sub> –Q <sub>7</sub>	Data Outputs

74ABT273

# **Truth Table**

Operating Mode		Output		
	MR	СР	D <sub>n</sub>	Q <sub>n</sub>
Reset (Clear)	L	Х	Х	L
Load "1"	Н	~	h	Н
Load "0"	Н	\ \	I	L

H = HIGH Voltage Level steady state h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition L = LOW Voltage Level one setup time prior to the LOW-to-HIGH clock transition X = Immaterial  $\checkmark$  = LOW-to-HIGH clock transition



### $0_0$ $0_1$ $0_2$ $0_3$ $0_4$ $0_5$ $0_6$ Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

### Absolute Maximum Ratings(Note 2)

# Recommended Operating Conditions

74ABT273

Storage Temperature	–65°C to +150°C	Conditions	
Ambient Temperature under Bias	-55°C to +125°C	Free Air Ambient Temperature	–40°C to +85°C
Junction Temperature under Bias	–55°C to +150°C	Supply Voltage	+4.5V to +5.5V
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V	Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	
Input Voltage (Note 3)	-0.5V to +7.0V	Data Input	50 mV/ns
Input Current (Note 3)	-30 mA to +5.0 mA	Enable Input	20 mV/ns
Voltage Applied to Any Output		·	
in the Disabled or			
Power-Off State	-0.5V to +4.75V		
in the HIGH State	-0.5V to V <sub>CC</sub>		
Current Applied to Output			
in LOW State (Max)	twice the rated $I_{OL}$ (mA)	Note 2: Absolute maximum ratings are valu	
DC Latchup Source Current	–500 mA	may be damaged or have its useful life im under these conditions is not implied.	paired. Functional operation
(Across Comm Operating Range)		Note 3: Either voltage limit or current limit is s	ufficient to protect inputs.
Over Voltage Latchup	V <sub>CC</sub> + 4.5V		

# **DC Electrical Characteristics**

Symbol	Parameter	Min	Тур	Max	Units	Vcc	Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
VIL	Input LOW Voltage			0.8	V		Recognized LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	2.5			VN	Min	I <sub>OH</sub> = -3 mA
		2.0			v	IVIIII	I <sub>OH</sub> = -32 mA
V <sub>OL</sub>	Output LOW Voltage			0.55	V	Min	I <sub>OL</sub> = 64 mA
I <sub>IH</sub>	Input HIGH Current			1	шA	Max	V <sub>IN</sub> = 2.7V (Note 4)
				1	μΑ	IVIAX	$V_{IN} = V_{CC}$
I <sub>BVI</sub>	Input HIGH Current			7	μA	Max	V <sub>IN</sub> = 7.0V
	Breakdown Test						
IIL	Input LOW Current			-1	uА	Max	V <sub>IN</sub> = 0.5V (Note 4)
				-1	μΑ		$V_{IN} = 0.0V$
V <sub>ID</sub>	Input Leakage Test	4.75			V	0.0	I <sub>ID</sub> = 1.9 μA
							All Other Pins Grounded
I <sub>OS</sub>	Output Short-Circuit Current	-100		-275	mA	Max	$V_{OUT} = 0.0V$
I <sub>CEX</sub>	Output HIGH Leakage Current			50	μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>
I <sub>CCH</sub>	Power Supply Current			50	μA	Max	All Outputs HIGH
I <sub>CCL</sub>	Power Supply Current			30	mA	Max	All Outputs LOW
ICCT	Maximum I <sub>CC</sub> /Input Outputs Enabled			1.5	mA	Max	$V_{I} = V_{CC} - 2.1V$
							Data Input $V_I = V_{CC} - 2.1V$
							All Others at $V_{\rm CC}$ or GND
I <sub>CCD</sub>	Dynamic I <sub>CC</sub> No Load			0.3	mA/	Max	Outputs Open (Note 5)
					MHz	max	One Bit Toggling, 50% Duty Cycle

Note 4: Guaranteed but not tested.

Note 5: For 8 bits toggling,  $I_{CCD} < 0.5 \mbox{ mA/MHz}.$ 

74ABT273

# **AC Electrical Characteristics**

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_{L} = 50 \text{ pF}$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 50 \text{ pF}$		Units	
		Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	150	200		150		150		MHz
t <sub>PLH</sub>	Propagation Delay	2.0		6.0	1.0	7.0	2.0	6.0	
t <sub>PHL</sub>	CP to On	2.8		6.8	1.0	7.5	2.8	6.8	ns
t <sub>PHL</sub>	Propagation Delay	2.5		7.4	1.0	8.2	2.5	7.4	ns

### **AC Operating Requirements**

Symbol	Parameter	$T_{A} = +25 ^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$ $C_{L} = 50 \text{pF}$		$T_A = -55^\circ C \text{ to } +125^\circ C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 50 \text{ pF}$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 50 \text{ pF}$		Units		
		Min	Max	Min	Max	Min	Max			
t <sub>S</sub> (H)	Setup Time, HIGH	2.0		2.0		2.0		ns		
t <sub>S</sub> (L)	or LOW D <sub>n</sub> to CP	2.5		2.5		2.5		115		
t <sub>H</sub> (H)	Hold Time, HIGH	1.2		1.4		1.2		ns		
t <sub>H</sub> (L)	or LOW D <sub>n</sub> to CP	1.2		1.4		1.2		115		
t <sub>W</sub> (H)	Pulse Width, CP,	3.3		3.3		3.3		ns		
t <sub>W</sub> (L)	HIGH or LOW	3.3		3.3		3.3		115		
t <sub>W</sub> (L)	Master Reset Pulse		2.2	3.3		3.3		3.3		20
	Width, LOW	3.3		3.3		3.3		ns		
t <sub>REC</sub>	Recovery Time MR to CP	2.0		2.0		2.0		ns		

### Capacitance

(SOIC package)

Symbol	Parameter	Тур	Units	Conditions T <sub>A</sub> = 25°C
C <sub>IN</sub>	Input Capacitance	5	pF	$V_{CC} = 0V$
C <sub>OUT</sub> (Note 6)	Output Capacitance	9	pF	$V_{CC} = 5.0V$

Note 6:  $C_{OUT}$  is measured at frequency f = 1 MHz, per MIL-STD-833, Method 3012.

