FAIRCHILD

SEMICONDUCTOR

May 2002 Revised August 2003

# 74LVXZ161284 • 74LVXZ161284B Low Voltage IEEE 161284 Translating Transceiver with Power-Up Protection

### **General Description**

These transceivers contain eight bidirectional data buffers and eleven control/status buffers to implement a full IEEE 1284 compliant interface. The devices support the IEEE 1284 standard and are intended to be used in an Extended Capabilities Port mode (ECP). The pinout allows for easy connection from the Peripheral (A-side) to the Host (cable side).

Outputs on the cable side can be configured to be either open drain or high drive ( $\pm$  14 mA) and are connected to a separate power supply pin (V<sub>CC-Cable</sub>) that allows these outputs to be driven by a higher supply voltage than the A-side. The pull-up and pull-down series termination resistance of these outputs on the cable side is optimized to drive an external cable. In addition, the C inputs and the B and Y outputs on the cable side contain internal pull-up resistors connected to the V<sub>CC-Cable</sub> supply to provide proper input termination and pull-ups for open drain output mode.

Outputs on the Peripheral side are standard low-drive CMOS outputs designed to interface with 3V logic. The DIR input controls data flow on the  $A_1-A_8/B_1-B_8$  transceiver pins.

The devices also have an added power-up protection feature which forces the Y outputs  $(Y_9 - Y_{13})$  to a high state after power-on until one of the associated inputs  $(A_9 - A_{13})$  goes HIGH. When an associated input  $(A_9 - A_{13})$  goes HIGH, all Y outputs  $(Y_9 - Y_{13})$  are activated.


The 74LVXZ161284B device provides increased noise tolerance for stable power-on circuit logic states.

**Ordering Code** 

### Features

- Supports IEEE 1284 Level 1 and Level 2 signaling standards for bidirectional parallel communications between personal computers and printing peripherals
- Translation capability allows outputs on the cable side to interface with 5V signals
- All inputs have hysteresis to provide noise margin
- B and Y output resistance optimized to drive external cable
- B and Y outputs in high impedance mode during power down
- $\blacksquare$  C inputs and B, Y outputs on cable side have internal 1.4  $k\Omega$  pull-up resistors
- Flow-through pin configuration allows easy interface between the "Peripheral and Host"
- Replaces the function of two (2) 74ACT1284 devices
- Power-up protection prevents errors when the printer is powered on but no valid signal is at the input pins (A<sub>9</sub> - A<sub>13</sub>).

Order Number Package Number		Package Description				
74LVXZ161284MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [RAIL]				
74LVXZ161284MEX	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [TAPE and REEL]				
74LVXZ161284MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [RAIL]				
74LVXZ161284MTX	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TAPE and REEL]				
74LVXZ161284BMT	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [RAIL]				
74LVXZ161284BTX	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TAPE and REEL]				



# **Connection Diagram**

		•		
		<del>, ,</del>		1
		$\bigcirc$		212
HD —	1		48	— DIR
A <sub>9</sub> —	2		47	— Y <sub>9</sub>
A <sub>10</sub> —	3		46	— Y <sub>10</sub>
A <sub>11</sub> —	4		45	— Y <sub>11</sub>
A <sub>12</sub> —	5		44	— Y <sub>12</sub>
A <sub>13</sub> —	6		43	— Y <sub>13</sub>
V <sub>CC</sub>	7		42	V <sub>CC-Cable</sub>
A <sub>1</sub>	8		41	— B <sub>1</sub>
Α <sub>2</sub> —	9		40	— В <sub>2</sub>
GND —	10		39	— GND
A3 —	11		38	— B <sub>3</sub>
A4	12		37	— B <sub>4</sub>
A <sub>5</sub> —	13		36	— В <sub>5</sub>
A <sub>6</sub> —	14		35	— B <sub>6</sub>
GND —	15		34	— GND
A7 —	16		33	— B <sub>7</sub>
A <sub>8</sub>	17		32	— В <sub>8</sub>
V <sub>cc</sub>	18		31	V <sub>CC-Cable</sub>
PLHin -	19		30	- PLH
A <sub>14</sub> —	20		29	— C <sub>14</sub>
A15 -	21		28	- C <sub>15</sub>
A16 -	22		27	- C <sub>16</sub>
A17 -	23		26	- C <sub>17</sub>
нцн —	24		25	- HLHin
nun			20	nunin


## **Pin Descriptions**

Pin Names	Description
HD	High Drive Enable Input (Active HIGH)
DIR	Direction Control Input
A <sub>1</sub> -A <sub>8</sub>	Inputs or Outputs
B <sub>1</sub> –B <sub>8</sub>	Inputs or Outputs
A <sub>9</sub> -A <sub>13</sub>	Inputs
Y <sub>9</sub> -Y <sub>13</sub>	Outputs
A <sub>14</sub> -A <sub>17</sub>	Outputs
C <sub>14</sub> -C <sub>17</sub>	Inputs
PLH <sub>IN</sub>	Peripheral Logic HIGH Input
PLH	Peripheral Logic HIGH Output
HLHIN	Host Logic HIGH Input
HLH	Host Logic HIGH Output


### **Truth Table**

Inputs		Outputs
DIR	HD	
L	L	$B_1 - B_8$ Data to $A_1 - A_8$ , and
		$A_9$ - $A_{13}$ Data to $Y_9$ - $Y_{13}$ (Note 1)
		C <sub>14</sub> -C <sub>17</sub> Data to A <sub>14</sub> -A <sub>17</sub>
		PLH Open Drain Mode
L	Н	$B_1 - B_8$ Data to $A_1 - A_8$ , and
		$A_9 - A_{13}$ Data to $Y_9 - Y_{13}$
		C <sub>14</sub> -C <sub>17</sub> Data to A <sub>14</sub> -A <sub>17</sub>
н	L	A <sub>1</sub> -A <sub>8</sub> Data to B <sub>1</sub> -B <sub>8</sub> (Note 2)
		A <sub>9</sub> -A <sub>13</sub> Data to Y <sub>9</sub> -Y <sub>13</sub> (Note 1)
		C <sub>14</sub> -C <sub>17</sub> Data to A <sub>14</sub> -A <sub>17</sub>
		PLH Open Drain Mode
н	Н	A <sub>1</sub> -A <sub>8</sub> Data to B <sub>1</sub> -B <sub>8</sub>
		$A_9-A_{13}$ Data to $Y_9-Y_{13}$
		C <sub>14</sub> -C <sub>17</sub> Data to A <sub>14</sub> -A <sub>17</sub>

Note 1:  $Y_9-Y_{13}$  Open Drain Outputs with 1.4 k $\Omega$  pull-ups Note 2:  $B_1-B_8$  Open Drain Outputs with 1.4 k $\Omega$  pull-ups



74LVXZ161284 • 74LVXZ161284B



With 74LVXZ161284B any of the A<sub>9</sub> - A<sub>13</sub> inputs may transition HIGH prior to V<sub>CC</sub> and V<sub>CC-Cable</sub> becoming stable. In this case it is critical that V<sub>CC-Cable</sub> does not ramp earlier than V<sub>CC</sub>. V<sub>CC</sub> and V<sub>CC-Cable</sub> ramping concurrently will result in valid operation of this device. Concurrent ramping is defined as V<sub>CC</sub> and V<sub>CC-Cable</sub> having less than a 500  $\mu$ s delta between them.

FIGURE 2. 74LVXZ161284B Adds Tolerance to Power-On Noise

Absolute Maximum Rati	ngs(Note 3)	Recommended Operati Conditions	ing
Supply Voltage		Conditions	
V <sub>cc</sub>	-0.5V to +4.6V	Supply Voltage	
V <sub>CC</sub> —Cable	-0.5V to +7.0V	V <sub>CC</sub>	3.0V to 3.6V
$V_{CC-Cable}$ Must Be $\geq V_{CC}$		V <sub>CC</sub> —Cable	3.0V to 5.5V
Input Voltage (V <sub>I</sub> )—(Note 4)		DC Input Voltage (VI)	0V to V <sub>CC</sub>
A <sub>1</sub> –A <sub>13</sub> , PLH <sub>IN</sub> , DIR, HD	–0.5V to $V_{CC}$ + 0.5V	Open Drain Voltage (V <sub>O</sub> )	0V to 5.5V
B <sub>1</sub> –B <sub>8</sub> , C <sub>14</sub> –C <sub>17</sub> , HLH <sub>IN</sub>	-0.5V to +5.5V (DC)	Operating Temperature (T <sub>A</sub> )	-40°C to +85°C
B <sub>1</sub> –B <sub>8</sub> , C <sub>14</sub> –C <sub>17</sub> , HLH <sub>IN</sub>	-2.0V to +7.0V*		
	*40 ns Transient		
Output Voltage (V <sub>O</sub> )			
A <sub>1</sub> –A <sub>8</sub> , A <sub>14</sub> –A <sub>17</sub> , HLH	–0.5V to V <sub>CC</sub> +0.5V		
B <sub>1</sub> –B <sub>8</sub> , Y <sub>9</sub> –Y <sub>13</sub> , PLH	-0.5V to +5.5V (DC)		
B <sub>1</sub> –B <sub>8</sub> , Y <sub>9</sub> –Y <sub>13</sub> , PLH	-2.0V to +7.0V*		
	*40 ns Transient		
DC Output Current (I <sub>O</sub> )			
A <sub>1</sub> –A <sub>8</sub> , HLH	±25 mA		
B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	±50 mA		
PLH (Output LOW)	84 mA		
PLH (Output HIGH)	–50 mA		
Input Diode Current (I <sub>IK</sub> )—(Note 4) DIR, HD, A <sub>9</sub> –A <sub>13</sub> , PLH, HLH, C <sub>14</sub> –C <sub>17</sub>	–20 mA		
Output Diode Current (I <sub>OK</sub> )			
A <sub>1</sub> –A <sub>8</sub> , A <sub>14</sub> –A <sub>17</sub> , HLH	±50 mA		
B <sub>1</sub> –B <sub>8</sub> , Y <sub>9</sub> –Y <sub>13</sub> , PLH	–50 mA		
DC Continuous V <sub>CC</sub> or Ground Current	±200 mA		
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$	Note 3: Absolute maximum ratings are values may be damaged or have its useful life impaired.	Fairchild does not recom-
ESD		mend operation outside the databook specificatio	
Human Body Model	4000V	Note 4: Either voltage limit or current limit is suffice	cient to protect inputs.
Machine Model	200V		
Charged Device Model	2000V		

# 74LVXZ161284 • 74LVXZ161284B

DC Electrical Characteristics

	Parameter		v		$\mathbf{T}_{\mathbf{A}} = 0^{\circ}\mathbf{C}$	$T_A = -40^{\circ}C$		
Symbol			V <sub>CC</sub> V <sub>CC—Cab</sub> (V) (V)		to +70°C	to +85°C	Units	Conditions
		(.,	(.,	Guarante	ed Limits	-		
V <sub>IK</sub>	Input Clamp		3.0	3.0	-1.2	-1.2	V	I <sub>i</sub> = -18 mA
	Diode Voltage							
V <sub>IH</sub>	Minimum	A <sub>n</sub> , B <sub>n</sub> , PLH <sub>IN</sub> , DIR, HD	3.0 to 3.6	3.0 to 5.5	2.0	2.0		
	HIGH Level	C <sub>n</sub>	3.0 to 3.6	3.0 to 5.5	2.3	2.3	V	
	Input Voltage	HLH <sub>IN</sub>	3.0 to 3.6	3.0 to 5.5	2.6	2.6		
V <sub>IL</sub>	Maximum	A <sub>n</sub> , B <sub>n</sub> , PLH <sub>IN</sub> , DIR, HD	3.0 to 3.6	3.0 to 5.5	0.8	0.8		
	LOW Level	C <sub>n</sub>	3.0 to 3.6	3.0 to 5.5	0.8	0.8	V	
	Input Voltage	HLH <sub>IN</sub>	3.0 to 3.6	3.0 to 5.5	1.6	1.6		
$\Delta V_T$	Minimum Input	A <sub>n</sub> , B <sub>n</sub> , PLH <sub>IN</sub> , DIR, HD	3.3	5.0	0.4	0.4		$V_{T}^{+} - V_{T}^{-}$
	Hysteresis	C <sub>n</sub>	3.3	5.0	0.8	0.8	V	$V_T^+ - V_T^-$
		HLH <sub>IN</sub>	3.3	5.0	0.2	0.2		$V_T^+ - V_T^-$
V <sub>OH</sub>	Minimum HIGH	A <sub>n</sub> , HLH	3.0	3.0	2.8	2.8		$I_{OH} = -50 \ \mu A$
	Level Output		3.0	3.0	2.4	2.4		$I_{OH} = -4 \text{ mA}$
	Voltage	B <sub>n</sub> , Y <sub>n</sub>	3.0	3.0	2.0	2.0	V	$I_{OH} = -14 \text{ mA}$
		B <sub>n</sub> , Y <sub>n</sub>	3.0	4.5	2.23	2.23		$I_{OH} = -14 \text{ mA}$
		PLH	3.15	3.15	3.1	3.1		I <sub>OH</sub> = -500 μA

Symbol	Para	ameter	V <sub>CC</sub> (V)	V <sub>CC—Cable</sub> (V)	T <sub>A</sub> = 0°C to +70°C Guarante	$T_A = -40^{\circ}C$ to +85°C	Units	Conditions
V <sub>OL</sub>	Maximum LOW	A <sub>n</sub> , HLH	3.0	3.0	0.2	0.2		I <sub>OL</sub> = 50 μA
OL	Level Output		3.0	3.0	0.4	0.4		$I_{OL} = 4 \text{ mA}$
	Voltage	B <sub>n</sub> , Y <sub>n</sub>	3.0	3.0	0.8	0.8	-	I <sub>OL</sub> = 14 mA
	-	B <sub>n</sub> , Y <sub>n</sub>	3.0	4.5	0.77	0.77	V	I <sub>OL</sub> = 14 mA
		PLH	3.0	3.0	0.85	0.95	-	I <sub>OL</sub> = 84 mA
		PLH	3.0	4.5	0.8	0.9		I <sub>OL</sub> = 84 mA
R <sub>D</sub>	Maximum Output	B <sub>1</sub> - B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	3.3	3.3	60	60		
	Impedance		3.3	5.0	55	55		(Note 5)(Note 7
	Minimum Output	B <sub>1</sub> - B <sub>8</sub> , Y <sub>9</sub> - Y <sub>13</sub>	3.3	3.3	30	30	Ω	
	Impedance		3.3	5.0	35	35		(Note 5)(Note 7
R <sub>P</sub>	Maximum Pull-Up	B <sub>1</sub> - B <sub>8</sub> , Y <sub>9</sub> - Y <sub>13.</sub>	3.3	3.3	1650	1650		
	Resistance	C <sub>14</sub> - C <sub>17</sub>	3.3	5.0	1650	1650	Ω	
	Minimum Pull-Up	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> - Y <sub>13</sub>	3.3	3.3	1150	1150		
	Resistance	C <sub>14</sub> - C <sub>17</sub>	3.3	5.0	1150	1150	Ω	
IIH	Maximum Input	A <sub>9</sub> - A <sub>13</sub> , PLH <sub>IN</sub> ,			4.0	4.0		
	Current in	HD, DIR, HLH <sub>IN</sub>	3.6	3.6	1.0	1.0		$V_{I} = 3.6V$
	HIGH State	C <sub>14</sub> - C <sub>17</sub>	3.6	3.6	50.0	50.0	μA	V <sub>I</sub> = 3.6V
		C <sub>14</sub> -C <sub>17</sub>	3.6	5.5	100	100		$V_{I} = 5.5V$
IIL	Maximum Input	A <sub>9</sub> - A <sub>13</sub> , PLH <sub>IN</sub> ,				1.0		
	Current in	HD, DIR, HLH <sub>IN</sub>	3.6	3.6	-1.0	-1.0	μA	$V_I = 0.0V$
	LOW State	C <sub>14</sub> - C <sub>17</sub>	3.6	3.6	-3.5	-3.5		
		C <sub>14</sub> - C <sub>17</sub>	3.6	5.5	-5.0	-5.0	mA	$V_I = 0.0V$
I <sub>OZH</sub>	Maximum Output	A <sub>1</sub> - A <sub>8</sub>	3.6	3.6	20	20		V <sub>O</sub> = 3.6V
	Disable Current	B <sub>1</sub> - B <sub>8</sub>	3.6	3.6	50	50	μA	V <sub>O</sub> = 3.6V
	(HIGH)	B <sub>1</sub> - B <sub>8</sub>	3.6	5.5	100	100		V <sub>O</sub> = 5.5V
I <sub>OZL</sub>	Maximum	A <sub>1</sub> - A <sub>8</sub>	3.6	3.6	-20	-20	μA	
	Output Disable	B <sub>1</sub> - B <sub>8</sub>	3.6	3.6	-3.5	-3.5		$V_{0} = 0.0V$
	Current (LOW)	B <sub>1</sub> - B <sub>8</sub>	3.6	5.5	-5.0	-5.0	mA	
I <sub>OZPU</sub>	Maximum Power-Up	Y <sub>9</sub> - Y <sub>13</sub>	0 to 1.5	0 to 1.5	350	350	μA	V <sub>O</sub> = 5.5V
	Disable Current	B <sub>1</sub> - B <sub>8</sub>	(Note 8)	(Note 8)	-5	-5	mA	$V_{0} = 0.0V$
I <sub>OZPD</sub>	Maximum Power-Down	Y <sub>9</sub> - Y <sub>13</sub>	0 to 1.5	0 to 1.5	350	350	μA	$V_0 = 5.5V$
	Disable Current	B <sub>1</sub> - B <sub>8</sub>	(Note 8)	(Note 8)	-5	-5	mA	$V_{0} = 0.0V$
IOFF	Power Down	B <sub>1</sub> - B <sub>8</sub> , Y <sub>9</sub> - Y <sub>13</sub> ,			100	100		
	Output Leakage	PLH	0.0	0.0	100	100	μA	$V_{0} = 5.5V$
IOFF	Power Down				100	100		
	Input Leakage	C <sub>14</sub> –C <sub>17</sub> , HLH <sub>IN</sub>	0.0	0.0	100	100	μA	$V_{I} = 5.5V$
I <sub>OFF-ICC</sub>	Power Down				050	050		(1) ( )
	Leakage to V <sub>CC</sub>		0.0	0.0	250	250	μA	(Note 6)
I <sub>OFF</sub>	Power Down Leakage						1	
ICC2			0.0	0.0	250	250	μΑ	(Note 6)
	to V <sub>CC-Cable</sub>							
I <sub>CC</sub>	Maximum Supply		3.6	3.6	45	45	mA	$V_I = V_{CC}$ or GN
	Current		3.6	5.5	70	70	mA	$V_I = V_{CC}$ or GN

Note 6: Power-down leakage to  $V_{CC}$  or  $V_{CC-Cable}$  is tested by simultaneously forcing all pins on the cable-side (B<sub>1</sub>-B<sub>8</sub>, Y<sub>9</sub>-Y<sub>13</sub>, PLH, C<sub>14</sub>-C<sub>17</sub> and HLH<sub>IN</sub>) to 5.5V and measuring the resulting I<sub>CC</sub> or I<sub>CC-Cable</sub>.

Note 7: This parameter is guaranteed but not tested, characterized only.

Note 8: Connect all V<sub>CC</sub> pins and V<sub>CC-Cable</sub> pins when forcing voltage applied, DIR = HD = 0V.

		$T_A = 0^\circ C$ to $+70^\circ C$		T <sub>A</sub> = -40°			
0	Demonster	$V_{CC} = 3$	.0V–3.6V	V <sub>CC</sub> = 3.	11-11-	Figure	
Symbol	Parameter	$V_{CC-Cable} = 3.0V-5.5V$		V <sub>CC—Cable</sub>	Units	Number	
	-	Min	Max	Min	Max		
t <sub>PHL</sub>	A <sub>1</sub> -A <sub>8</sub> to B <sub>1</sub> -B <sub>8</sub>	2.0	40.0	2.0	44.0	ns	Figure 3
t <sub>PLH</sub>	A <sub>1</sub> -A <sub>8</sub> to B <sub>1</sub> -B <sub>8</sub>	2.0	40.0	2.0	44.0	ns	Figure 4
t <sub>PHL</sub>	B <sub>1</sub> -B <sub>8</sub> to A <sub>1</sub> -A <sub>8</sub>	2.0	40.0	2.0	44.0	ns	Figure 5
t <sub>PLH</sub>	B <sub>1</sub> -B <sub>8</sub> to A <sub>1</sub> -A <sub>8</sub>	2.0	40.0	2.0	44.0	ns	Figure 5
t <sub>PHL</sub>	A <sub>9</sub> -A <sub>13</sub> to Y <sub>9</sub> -Y <sub>13</sub>	2.0	40.0	2.0	44.0	ns	Figure 3
t <sub>PLH</sub>	A <sub>9</sub> -A <sub>13</sub> to Y <sub>9</sub> -Y <sub>13</sub>	2.0	40.0	2.0	44.0	ns	Figure 4
t <sub>PHL</sub>	C <sub>14</sub> -C <sub>17</sub> to A <sub>14</sub> -A <sub>17</sub>	2.0	40.0	2.0	44.0	ns	Figure 5
t <sub>PLH</sub>	C <sub>14</sub> -C <sub>17</sub> to A <sub>14</sub> -A <sub>17</sub>	2.0	40.0	2.0	44.0	ns	Figure 5
t <sub>SKEW</sub>	LH-LH or HL-HL		10.0		12.0	ns	(Note 10
t <sub>PHL</sub>	PLH <sub>IN</sub> to PLH	2.0	40.0	2.0	44.0	ns	Figure 3
t <sub>PLH</sub>	PLH <sub>IN</sub> to PLH	2.0	40.0	2.0	44.0	ns	Figure 4
t <sub>PHL</sub>	HLH <sub>IN</sub> to HLH	2.0	40.0	2.0	44.0	ns	Figure 5
t <sub>PLH</sub>	HLH <sub>IN</sub> to HLH	2.0	40.0	2.0	44.0	ns	Figure 5
t <sub>PHZ</sub>	Output Disable Time	2.0	15.0	2.0	18.0	ns	Figure
t <sub>PLZ</sub>	DIR to A1-A8	2.0	15.0	2.0	18.0		
t <sub>PZH</sub>	Output Enable Time	2.0	50.0	2.0	50.0	ns	Figure 1
t <sub>PZL</sub>	DIR to A <sub>1</sub> -A <sub>8</sub>	2.0	50.0	2.0	50.0	115	Figure 1
t <sub>PHZ</sub>	Output Disable Time	2.0	50.0	2.0	50.0	ns	Figure 1
t <sub>PLZ</sub>	DIR to B1-B8	2.0	50.0	2.0	50.0	115	Figure i
t <sub>pEN</sub>	Output Enable Time	2.0	25.0	2.0	28.0		Figure
	HD to B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	2.0	25.0	2.0	28.0	ns	Figure 4
t <sub>pDIS</sub>	Output Disable Time	2.0	25.0	2.0	28.0		Figure
	HD to B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	2.0	25.0	2.0	28.0	ns	Figure 4
t <sub>pEN</sub> -t <sub>pDIS</sub>	Output Enable-		10.0		12.0	ns	
	Output Disable						1
t <sub>SLEW</sub>	Output Slew Rate		T				
t <sub>PLH</sub>	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	0.05	0.40	0.05	0.40	V/ns	Figure 7
t <sub>PHL</sub>		0.05	0.40	0.05	0.40		Figure 6
t <sub>r</sub> , t <sub>f</sub>	t <sub>RISE</sub> and t <sub>FALL</sub>		120		120		Figure 8
	B <sub>1</sub> -B <sub>8</sub> (Note 9),		120		120	ns	(Note 11

Note 10:  $t_{SKEW}$  is measured for common edge output transitions and compares the measured propagation delay for a given path type:

(i)  ${\rm A_1-A_8}$  to  ${\rm B_1-B_8},$   ${\rm A_9-A_{13}}$  to  ${\rm Y_9-Y_{13}}$ 

(ii)  $B_1 - B_8$  to  $A_1 - A_8$ 


(iii) C<sub>14</sub>-C<sub>17</sub> to A<sub>14</sub>-A<sub>17</sub>


Note 11: This parameter is guaranteed but not tested, characterized only.

# Capacitance


Symbol	Parameter	Тур	Units	Conditions		
C <sub>IN</sub>	Input Capacitance	3	pF	$V_{CC} = 0.0V$ (HD, DIR, A <sub>9</sub> -A <sub>13</sub> , C <sub>14</sub> -C <sub>17</sub> , PLH <sub>IN</sub> and HLH <sub>IN</sub> )		
C <sub>I/O</sub> (Note 12)	I/O Pin Capacitance	5	pF	$V_{CC} = 3.3V$		


Note 12:  $C_{I/O}$  is measured at frequency = 1 MHz, per MIL-STD-883B, Method 3012







74LVXZ161284 • 74LVXZ161284B





11





74LVXZ161284 • 74LVXZ161284B Low Voltage IEEE 161284 Translating Transceiver with Power-Up Protection