Power MOSFET 25 V, 85 A, Single N–Channel, DPAK

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- Optimized Gate Charge to Minimize Switching Losses
- Pb-Free Packages are Available

Applications


- VCORE Applications
- DC–DC Converters
- Optimized for Low Side Switching


MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise noted)							
Parame	eter		Symbol	Value	Unit		
Drain-to-Source Voltage			V _{DSS}	25	V		
Gate-to-Source Voltage	Gate-to-Source Voltage			±20	V		
Continuous Drain		$T_A = 25^{\circ}C$	ID	14.7	A		
Current ($R_{\theta JA}$) (Note 1)		T _A = 85°C		11.4			
Power Dissipation $(R_{\theta JA})$ (Note 1)		T _A = 25°C	PD	2.3	W		
Continuous Drain		$T_A = 25^{\circ}C$	ID	11.3	Α		
Current ($R_{\theta JA}$) (Note 2)	Steady	T _A = 85°C		8.8	S		
Power Dissipation $(R_{\theta JA})$ (Note 2)	State	T _A = 25°C	PD	1.4	W		
Continuous Drain		T _C = 25°C	I _D	85	A		
Current (R _{θJC})		T _C = 85°C		66			
Power Dissipation $(R_{\theta JC})$		T _C = 25°C	Рр	76.9	W		
Pulsed Drain Current	t _p =	= 10 μs	I _{DM}	98	Α		
Current Limited by Packa	age	$T_A = 25^{\circ}C$	I _{DmaxPkg}	32	А		
Operating Junction and S	Storage T	emperature	T _J , T _{stg}	-55 to 175	°C		
Source Current (Body Diode)			Is	77	Α		
Drain to Source dV/dt			dV/dt	8.0	V/ns		
Single Pulse Drain-to-Source Avalanche Energy (V _{DD} = 24 V, V _{GS} = 10 V, L = 5.0 mH, I _L (pk) = 5.5 A, R _G = 25 Ω)			E _{AS}	75	mJ		
Lead Temperature for So (1/8" from case for 10 s)	ldering Pu	irposes	TL	260	°C		



ON Semiconductor®

http://onsemi.com





Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Surface-mounted on FR4 board using 1 in sq pad size, 1 oz Cu.

2. Surface-mounted on FR4 board using the minimum recommended pad size.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	1.95	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	65	
Junction-to-Ambient - Steady State (Note 4)	$R_{\theta JA}$	110	

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
OFF CHARACTERISTICS						

Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I_D = 250 μ A	25			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J			10		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 V, V_{DS} = 20 V T_{J} = 25^{\circ}C T_{J} = 125^{\circ}C$			1.5 10	μΑ
Gate-to-Source Leakage Current	I _{GSS}	V_{DS} = 0 V, V_{GS} = ±20 V			±100	nA
ON CHARACTERISTICS (Note 5)				~	0	

Gate Threshold Voltage	V _{GS(TH)}	V _{GS} = V _{DS} , I	_D = 250 μA	1.0	1.7	3.0	V
Negative Threshold Temperature Coefficient	$V_{GS(TH)}/T_J$			<i>U</i> .	-5.3		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	$V_{GS} =$	I _D = 30 A		5.0	5.8	mΩ
		10V to 11.5 V	I _D = 15 A		4.9	5.7	
		V _{GS} = 4.5 V	I _D = 30 A		7.5	9.0	
			l _D = 15 A		7.2	8.5	
Forward Transconductance	gFS	V _{DS} = 15 V,	I _D = 10 A		23		S

2

0, 4

CHARGES, CAPACITANCES AND GATE RESISTANCE

Input Capacitance	C _{iss}		1794		pF
Output Capacitance	C _{oss}	$V_{GS} = 0 V$, f = 1.0 MHz, $V_{DS} = 12 V$	882		
Reverse Transfer Capacitance	C _{rss}		373		
Total Gate Charge	Q _{G(TOT)}		19.4	24	nC
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 20 \text{ V},$ $I_D = 20 \text{ A}$	0.8		
Gate-to-Source Charge	Q _{GS}	I _D = 20 A	2.9		
Gate-to-Drain Charge	Q _{GD}		12.4		

SWITCHING CHARACTERISTICS (Note 6)


Turn-On Delay Time	t _{d(on)}		11	ns
Rise Time	tr	V _{GS} = 4.5 V, V _{DS} = 20 V,	75	
Turn-Off Delay Time	t _{d(off)}	I_D = 20 A, R_G = 2.5 Ω	18]
Fall Time	t _f		17	


DRAIN-SOURCE DIODE CHARACTERISTICS

Forward Diode Voltage	V_{SD}	V _{GS} = 0 V, I _S = 30 A	$T_J = 25^{\circ}C$	0.8	1.0	V
Reverse Recovery Time	t _{RR}			38		ns
Charge Time	ta	$\label{eq:VGS} \begin{array}{l} V_{GS} = 0 \text{ V}, \mbox{ dls/d}_t = 100 \mbox{ A/}\mu\mbox{s}, \\ I_S = 20 \mbox{ A} \end{array}$		16.5		
Discharge Time	tb			22		
Reverse Recovery Time	Q _{RR}			31		nC

Surface-mounted on FR4 board using 1 in sq pad size, 1 oz Cu.
Surface-mounted on FR4 board using the minimum recommended pad size.
Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

6. Switching characteristics are independent of operating junction temperatures.





ORDERING INFORMATION


Order Number	Package	Shipping [†]
NTD78N03R	DPAK	
NTD78N03RG	DPAK (Pb-Free)	75 Units/Rail
NTD78N03RT4	DPAK	
NTD78N03RT4G	DPAK (Pb-Free)	2500 Tape & Reel
NTD78N03R-1	DPAK Straight Lead	
NTD78N03R-1G	DPAK Straight Lead (Pb-Free)	
NTD78N03R-35	DPAK Straight Lead (3.5 ± 0.15 mm)	75 Units/Rail
NTD78N03R-35G	DPAK Straight Lead (3.5 ± 0.15 mm) (Pb-Free)	

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. K JDUCH


	\checkmark	BSOLEN	CONATIO:
PI-FASEPP	MCER	JR CRIM	
O THE	DECTA	NE.	
ASE CO	ESENT.		
Phr. Pr			

PACKAGE DIMENSIONS






PACKAGE DIMENSIONS



DPAK CASE 369D-01 ISSUE B

PACKAGE DIMENSIONS

3 IPAK, STRAIGHT LEAD CASE 369AC-01 ISSUE O



ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use payers that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative