Dual 4-Input Multiplexer with 3-State Outputs

The MC74AC253/74ACT253 is a dual 4–input multiplexer with 3–state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (\overline{OE}) inputs, allowing the outputs to interface directly with bus oriented systems.

- Multifunctional Capability
- Noninverting 3–State Outputs
- Outputs Source/Sink 24 mA
- 'ACT253 Has TTL Compatible Inputs
- These are Pb–Free Devices




Figure 1. Pinout: 16–Lead Packages Conductors (Top View)

PIN NAME

PIN	FUNCTION			
I _{0a} –I _{3a}	Side A Data Inputs			
I _{0b} –I _{3b}	Side B Data Inputs			
S ₀ , S ₁	Common Select Inputs			
ŌĒa	Side A Output Enable Input			
ŌĒb	Side B Output Enable Input			
Z _{a,} Z _b	3-State Outputs			



ON Semiconductor™

www.onsemi.com

.

		MARKING DIAGRAMS
16 1 16 1 1 16 16 16 16 16 16 16 16 16 1	SOIC-16 D SUFFIX CASE 751B	¹⁶ 888888888 xxx253G AWLYWW 1
16-16-10-10-10-10-10-10-10-10-10-10-10-10-10-	TSSOP-16 DT SUFFIX CASE 948F	16 RAAAAAAA 253 ALYW• 0 • 1 UUUUUUU
WL or L Y WW or V	= AC or ACT = Assembly = Wafer Lot = Year V = Work Wee = Pb-Free F	Location k
(Note: Micro	dot may be in	either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.

TRUTH TABLE

Sel Inp		Data Inputs			Output Enable	Outputs	
S ₀	S ₁	I ₀	I ₁	l ₂	l ₃	ŌĒ	Z
Х	Х	Х	Х	Х	Х	Н	Z
L	L	L	Х	Х	Х	L	L
L	L	Н	Х	Х	Х	L	н
н	L	Х	L	Х	Х	L	L
н	L	Х	н	Х	Х	L	н
L	Н	Х	Х	L	Х	L	L
L	н	Х	Х	н	Х	L	н
н	Н	Х	Х	Х	L	L	L
н	Н	Х	Х	Х	Н	L	Н

Address inputs S₀ and S₁ are common to both sections.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

FUNCTIONAL DESCRIPTION

The MC74AC253/74ACT253 contains two identical 4–input multiplexers with 3–state outputs. They select two bits from four sources selected by common Select inputs (S₀, S₁). The 4–input multiplexers have individual Output Enable (\overline{OE}_a , \overline{OE}_b) inputs which, when HIGH, force the outputs to a high impedance (High Z) state. This device is the logic implementation of a 2–pole, 4–position switch, where the position of the switch is determined by the logic levels





Figure 2. Logic Symbol

supplied to the two select inputs. The logic equations for the outputs are shown:

$$\begin{split} Z_a &= \overline{OE}_a \bullet (I_{0a} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1a} \bullet \overline{S}_1 \bullet S_0 + I_{2a} \bullet S_1 \bullet \overline{S}_0 + I_{3a} \bullet S_1 \bullet S_0) \\ Z_b &= \overline{OE}_b \bullet (I_{0b} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1b} \bullet \overline{S}_1 \bullet S_0 + I_{2b} \bullet S_1 \bullet \overline{S}_0 + I_{3b} \bullet S_1 \bullet S_0) \end{split}$$

If the outputs of 3–state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3–state devices whose outputs are tied together are designed so that there is no overlap.



NOTE: This diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 3. Logic Diagram

MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC}	DC Supply Voltage	-0.5 to +7.0	V	
VI	DC Input Voltage		$-0.5 \leq V_{CC}$ +0.5	V
V _O	DC Output Voltage (Note 1)		$-0.5 \le V_{CC}$ +0.5	V
I _{IK}	DC Input Diode Current		±20	mA
I _{OK}	DC Output Diode Current		±50	mA
I _O	DC Output Sink/Source Current		±50	mA
I _{CC}	DC Supply Current per Output Pin	±50	mA	
I _{GND}	DC Ground Current per Output Pin	±50	mA	
T _{STG}	Storage Temperature Range	-65 to +150	°C	
TL	Lead temperature, 1 mm from Case for 10 Secon	260	°C	
TJ	Junction temperature under Bias		+150	°C
θ_{JA}	Thermal Resistance (Note 2)	SOIC TSSOP	69.1 103.8	°C/W
P _D	Power Dissipation in Still Air at 65°C (Note 3)	SOIC TSSOP	500 500	mW
MSL	Moisture Sensitivity		Level 1	
F _R	Flammability Rating Oxyg	gen Index: 30% – 35%	UL 94 V-0 @ 0.125 in	
V _{ESD}	M	SD Withstand Voltage Human Body Model (Note 4) Machine Model (Note 5) Charged Device Model (Note 6)		V
I _{Latch-Up}	Latch–Up Performance Above V _{CC} and Below	GND at 85°C (Note 7)	±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. I_O absolute maximum rating must be observed.

2. The package thermal impedance is calculated in accordance with JESD51-7.

3. 500 mW at 65°C; derate to 300 mW by 10 mW/ from 65°C to 85°C.

4. Tested to EIA/JESD22-A114-A.

5. Tested to EIA/JESD22-A115-A.

6. Tested to JESD22-C101-A.

7. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter			Тур	Max	Unit
		'AC	2.0	5.0	6.0	
V _{CC}	Supply Voltage	'ACT	4.5	5.0	5.5	V
V _{IN} , V _{OUT}	DC Input Voltage, Output Voltage (Ref. to GND)		0	-	V _{CC}	V
		V _{CC} @ 3.0 V	-	150	-	
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V	_	40	-	ns/V
		V _{CC} @ 5.5 V	_	25	-	
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V	_	10	-	
t _r , t _f	ACT Devices except Schmitt Inputs		_	8.0	-	ns/V
T _A	Operating Ambient Temperature Range			25	85	°C
I _{OH}	Output Current – High		_	-	-24	mA
I _{OL}	Output Current – Low		-	-	24	mA

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

1. V_{IN} from 30% to 70% V_{CC} ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{IN} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			74	AC	74AC		
Symbol	Parameter	Parameter V_{CC} $V_A = +25^{\circ}C$		T _A = –40°C to +85°C	Unit	Conditions	
			Тур	Guar	anteed Limits		
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V _{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	I _{OUT} = -50 μA
		3.0 4.5 5.5	- - -	2.56 3.86 4.86	2.46 3.76 4.76	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ -12 mA I_{OH} -24 mA -24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I _{OUT} = 50 μA
		3.0 4.5 5.5	- - -	0.36 0.36 0.36	0.44 0.44 0.44	V	$\label{eq:VIN} \begin{array}{c} {}^{*}V_{IN} = V_{IL} \text{ or } V_{IH} \\ 12 \text{ mA} \\ I_{OL} \\ 24 \text{ mA} \\ 24 \text{ mA} \end{array}$
I _{IN}	Maximum Input Leakage Current	5.5	-	±0.1	±1.0	μΑ	$V_{I} = V_{CC}, \text{ GND}$
I _{OZ}	Maximum 3–State Current	5.5	_	±0.5	±5.0	μΑ	
I _{OLD}	†Minimum Dynamic	5.5	-	_	75	mA	V _{OLD} = 1.65 V Max
I _{OHD}	Output Current	5.5	-	-	-75	mA	V _{OHD} = 3.85 V Min
I _{CC}	Maximum Quiescent Supply Current	5.5	_	8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND

*All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

NOTE: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

				74AC			AC		
Symbol	Parameter	V _{CC} * (V)	T _A = +25°C C _L = 50 pF				85°C	Unit	Fig. No.
			Min	Тур	Max	Min	Max		
t _{PLH}	Propagation Delay S_n to Z_n	3.3 5.0	2.0 2.0	-	15.5 11.0	2.0 1.5	17.5 12.5	ns	3–6
t _{PHL}	Propagation Delay S _n to Z _n	3.3 5.0	2.5 2.0		16.0 11.5	2.0 1.5	18.0 13.0	ns	3–6
t _{PLH}	Propagation Delay I_n to Z_n	3.3 5.0	1.5 1.5	-	14.5 10.0	1.5 1.5	17.0 11.5	ns	3–5
t _{PHL}	Propagation Delay I_n to Z_n	3.3 5.0	2.0 1.5	-	13.0 9.5	1.5 1.5	15.0 11.0	ns	3–5
t _{PZH}	Output Enable Time	3.3 5.0	1.5 1.5	-	8.0 6.0	1.0 1.0	8.5 6.5	ns	3–7
t _{PZL}	Output Enable Time	3.3 5.0	1.5 1.5		8.0 6.0	1.0 1.0	9.0 7.0	ns	3–8
t _{PHZ}	Output Disable Time	3.3 5.0	2.0 2.0	-	9.5 8.0	1.5 1.5	10.0 8.5	ns	3–7
t _{PLZ}	Output Disable Time	3.3 5.0	1.5 1.5	-	8.0 7.0	1.0 1.0	9.0 7.5	ns	3–8

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

*Voltage Range 3.3 V is 3.3 V ± 0.3 V. *Voltage Range 5.0 V is 5.0 V ± 0.5 V.

DC CHARACTERISTICS

			74/	СТ	74ACT		
Symbol	Parameter	Parameter V_{CC} $T_A = +25^{\circ}C$		T _A = –40°C to +85°C	Unit	Conditions	
			Тур	Guar	anteed Limits		
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1 V or V _{CC} – 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	V _{OUT} = 0.1 V or V _{CC} – 0.1 V
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	I _{OUT} = -50 μA
		4.5 5.5		3.86 4.86	3.76 4.76	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ -24 mA I_{OH} -24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	l _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ 24 mA I_{OL} 24 mA
I _{IN}	Maximum Input Leakage Current	5.5	-	±0.1	±1.0	μΑ	$V_{I} = V_{CC}, GND$
ΔI_{CCT}	Additional Max. I _{CC} /Input	5.5	0.6	-	1.5	mA	$V_{I} = V_{CC} - 2.1 V$
I _{OZ}	Maximum 3–State Current	5.5	_	±0.5	±5.0	μΑ	
I _{OLD}	†Minimum Dynamic	5.5	-	-	75	mA	V _{OLD} = 1.65 V Max
I _{OHD}	Output Current	5.5	-	-	-75	mA	V _{OHD} = 3.85 V Min
Icc	Maximum Quiescent Supply Current	5.5	_	8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND

*All outputs loaded; thresholds on input associated with output under test. $\ensuremath{\mathsf{TMaximum}}$ test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms – See Section 3 of the ON Semiconductor FACT Data

				74ACT		744	СТ		
Symbol	Parameter	V _{CC} * (V)					Unit	Fig. No.	
			Min	Тур	Max	Min	Max		
t _{PLH}	Propagation Delay S _n to Z _n	5.0	2.0	-	11.5	2.0	13.0	ns	3–6
t _{PHL}	Propagation Delay S _n to Z _n	5.0	3.0	-	13.0	2.5	14.5	ns	3–6
t _{PLH}	Propagation Delay I_n to Z_n	5.0	2.5	-	10.0	2.0	11.0	ns	3–5
t _{PHL}	Propagation Delay I_n to Z_n	5.0	3.5	-	11.0	3.0	12.5	ns	3–5
t _{PZH}	Output Enable Time	5.0	2.0	-	7.5	1.5	8.5	ns	3–7
t _{PZL}	Output Enable Time	5.0	2.0	-	8.0	1.5	9.0	ns	3–8
t _{PHZ}	Output Disable Time	5.0	3.0	-	9.5	2.5	10.0	ns	3–7
t _{PLZ}	Output Disable Time	5.0	2.5	-	7.5	2.0	8.5	ns	3–8

 * Voltage Range 5.0 V is 5.0 V ± 0.5 V.

CAPACITANCE

Symbol	Parameter	Value Typ	Unit	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	50	pF	$V_{CC} = 5.0 V$

ORDERING INFORMATION

Device Order Number	Package	Shipping [†]
MC74AC253DG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74AC253DR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74AC253DTR2G	TSSOP-16 (Pb-Free)	2500 Tape & Reel
MC74ACT253DG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74ACT253DR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74ACT253DTR2G	TSSOP-16 (Pb-Free)	2500 Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-16		PAGE 1 OF 1
ON Semiconductor and wate trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding			

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>