

# MC74LVXT8053

## Analog Multiplexer / Demultiplexer High-Performance Silicon-Gate CMOS

The MC74LVXT8053 utilizes silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. This analog multiplexer/demultiplexer controls analog voltages that may vary across the complete power supply range (from V<sub>CC</sub> to GND).

The LVXT8053 is similar in pinout to the high-speed HC4053A, and the metal-gate MC14053B. The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected by means of an analog switch to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel-Select and Enable inputs are compatible with TTL-type input thresholds. The input protection circuitry on this device allows overvoltage tolerance on the input, allowing the device to be used as a logic-level translator from 3.0 V CMOS logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V CMOS Logic while operating at the higher-voltage power supply.


The MC74LVXT8053 input structure provides protection when voltages up to 7V are applied, regardless of the supply voltage. This allows the MC74LVXT8053 to be used to interface 5 V circuits to 3 V circuits.

This device has been designed so that the ON resistance ( $R_{on}$ ) is more linear over input voltage than  $R_{on}$  of metal-gate CMOS analog switches.

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range ( $V_{CC} - GND$ ) = 2.0 V to 6.0 V
- Digital (Control) Power Supply Range ( $V_{CC} - GND$ ) = 2.0 V to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal-Gate Counterparts
- Low Noise
- In Compliance With the Requirements of JEDEC Standard No. 7A

### LOGIC DIAGRAM

#### Triple Single-Pole, Double-Position Plus Common Off



NOTE: This device allows independent control of each switch. Channel-Select Input A controls the X-Switch, Input B controls the Y-Switch and Input C controls the Z-Switch.



ON Semiconductor®

<http://onsemi.com>




16-LEAD SOIC  
D SUFFIX  
CASE 751B



16-LEAD TSSOP  
DT SUFFIX  
CASE 948F

### PIN CONNECTION AND MARKING DIAGRAM (Top View)



For detailed package marking information, see the Marking Diagram section on page 192 of this data sheet.

### FUNCTION TABLE – MC74LVXT8053

Control Inputs			ON Channels			
Enable	C	B	A	Z <sub>0</sub>	Y <sub>0</sub>	X <sub>0</sub>
L	L	L	L	Z <sub>0</sub>	Y <sub>0</sub>	X <sub>0</sub>
L	L	L	H	Z <sub>0</sub>	Y <sub>0</sub>	X <sub>1</sub>
L	L	H	L	Z <sub>0</sub>	Y <sub>1</sub>	X <sub>0</sub>
L	L	H	H	Z <sub>0</sub>	Y <sub>1</sub>	X <sub>1</sub>
L	H	L	L	Z <sub>1</sub>	Y <sub>0</sub>	X <sub>0</sub>
L	H	L	H	Z <sub>1</sub>	Y <sub>0</sub>	X <sub>1</sub>
L	H	H	L	Z <sub>1</sub>	Y <sub>1</sub>	X <sub>0</sub>
L	H	H	H	Z <sub>1</sub>	Y <sub>1</sub>	X <sub>1</sub>
H	X	X	X			NONE

X = Don't Care

### ORDERING INFORMATION

Device	Package	Shipping
MC74LVXT8053DR2	SOIC	2500 Units/Reel
MC74LVXT8053DT	TSSOP	96 Units/Rail
MC74LVXT8053DTR2	TSSOP	2500 Units/Reel

# MC74LVXT8053

## MAXIMUM RATINGS\*

Symbol	Parameter	Value	Unit
$V_{CC}$	Positive DC Supply Voltage (Referenced to GND)	-0.5 to + 7.0	V
$V_{IS}$	Analog Input Voltage	-0.5 to $V_{CC}$ + 0.5	V
$V_{in}$	Digital Input Voltage (Referenced to GND)	-0.5 to $V_{CC}$ + 0.5	V
$I$	DC Current, Into or Out of Any Pin	-20	mA
$P_D$	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
$T_{stg}$	Storage Temperature Range	-65 to + 150	°C
$T_L$	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating – SOIC Package: - 7 mW/°C from 65°C to 125°C  
TSSOP Package: - 6.1 mW/°C from 65°C to 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $GND \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
$V_{CC}$	Positive DC Supply Voltage (Referenced to GND)	2.0	6.0	V
$V_{IS}$	Analog Input Voltage	0.0	$V_{CC}$	V
$V_{in}$	Digital Input Voltage (Referenced to GND)	GND	$V_{CC}$	V
$V_{IO}^*$	Static or Dynamic Voltage Across Switch		1.2	V
$T_A$	Operating Temperature Range, All Package Types	-55	+ 85	°C
$t_r, t_f$	Input Rise/Fall Time (Channel Select or Enable Inputs)			ns/V
	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0	100	
	$V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0	20	

\*For voltage drops across switch greater than 1.2 V (switch on), excessive  $V_{CC}$  current may be drawn; i.e., the current out of the switch may contain both  $V_{CC}$  and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

## DC CHARACTERISTICS – Digital Section (Voltages Referenced to GND)

Symbol	Parameter	Condition	$V_{CC}$ V	Guaranteed Limit			Unit
				-55 to 25°C	≤ 85°C	≤ 125°C	
$V_{IH}$	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	$R_{on} = \text{Per Spec}$	3.0	1.2	1.2	1.2	V
			4.5	2.0	2.0	2.0	
			5.5	2.0	2.0	2.0	
$V_{IL}$	Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs	$R_{on} = \text{Per Spec}$	3.0	0.53	0.53	0.53	V
			4.5	0.8	0.8	0.8	
			5.5	0.8	0.8	0.8	
$I_{in}$	Maximum Input Leakage Current, Channel-Select or Enable Inputs	$V_{in} = V_{CC}$ or GND,	5.5	± 0.1	± 1.0	± 1.0	µA
$I_{CC}$	Maximum Quiescent Supply Current (per Package)	Channel Select, Enable and $V_{IS} = V_{CC}$ or GND; $V_{IO} = 0 \text{ V}$	5.5	4	40	160	µA

# MC74LVXT8053

## DC ELECTRICAL CHARACTERISTICS Analog Section

Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	Guaranteed Limit			Unit
				-55 to 25°C	≤ 85°C	≤ 125°C	
R <sub>on</sub>	Maximum "ON" Resistance	V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> V <sub>IS</sub> = V <sub>CC</sub> to GND  I <sub>S</sub>   ≤ 10.0 mA (Figures 1, 2)	3.0 4.5 5.5	40 30 25	45 32 28	50 37 30	Ω
		V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> V <sub>IS</sub> = V <sub>CC</sub> or GND (Endpoints)  I <sub>S</sub>   ≤ 10.0 mA (Figures 1, 2)	3.0 4.5 5.5	30 25 20	35 28 25	40 35 30	
ΔR <sub>on</sub>	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> V <sub>IS</sub> = 1/2(V <sub>CC</sub> - GND)  I <sub>S</sub>   ≤ 10.0 mA	3.0 4.5 5.5	15 8.0 8.0	20 12 12	25 15 15	Ω
I <sub>off</sub>	Maximum Off-Channel Leakage Current, Any One Channel	V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> ; V <sub>IO</sub> = V <sub>CC</sub> or GND; Switch Off (Figure 3)	5.5	0.1	0.5	1.0	μA
	Maximum Off-Channel Leakage Current, Common Channel	V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> ; V <sub>IO</sub> = V <sub>CC</sub> or GND; Switch Off (Figure 4)	5.5	0.1	1.0	2.0	
I <sub>on</sub>	Maximum On-Channel Leakage Current, Channel-to-Channel	V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> ; Switch-to-Switch = V <sub>CC</sub> or GND; (Figure 5)	5.5	0.1	1.0	2.0	μA

## AC CHARACTERISTICS (C<sub>L</sub> = 50 pF, Input t<sub>r</sub> = t<sub>f</sub> = 3 ns)

Symbol	Parameter	V <sub>CC</sub> V	Guaranteed Limit			Unit
			-55 to 25°C	≤ 85°C	≤ 125°C	
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Channel-Select to Analog Output (Figure 9)	2.0	30	35	40	ns
		3.0	20	25	30	
		4.5	15	18	22	
		5.5	15	18	20	
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Analog Input to Analog Output (Figure 10)	2.0	4.0	6.0	8.0	ns
		3.0	3.0	5.0	6.0	
		4.5	1.0	2.0	2.0	
		5.5	1.0	2.0	2.0	
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Maximum Propagation Delay, Enable to Analog Output (Figure 11)	2.0	30	35	40	ns
		3.0	20	25	30	
		4.5	15	18	22	
		5.5	15	18	20	
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Propagation Delay, Enable to Analog Output (Figure 11)	2.0	20	25	30	ns
		3.0	12	14	15	
		4.5	8.0	10	12	
		5.5	8.0	10	12	
C <sub>in</sub>	Maximum Input Capacitance, Channel-Select or Enable Inputs		10	10	10	pF
C <sub>I/O</sub>	Maximum Capacitance (All Switches Off)	Analog I/O	35	35	35	pF
		Common O/I	50	50	50	
		Feedthrough	1.0	1.0	1.0	

C <sub>PD</sub>	Power Dissipation Capacitance (Figure 13)*	Typical @ 25°C, V <sub>CC</sub> = 5.0 V			pF
		45			

\* Used to determine the no-load dynamic power consumption: P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup>f + I<sub>CC</sub> V<sub>CC</sub>.

# MC74LVXT8053

## ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

Symbol	Parameter	Condition	$V_{CC}$ V	Limit*		Unit
				25°C		
BW	Maximum On-Channel Bandwidth or Minimum Frequency Response (Figure 6)	$f_{in} = 1\text{MHz}$ Sine Wave; Adjust $f_{in}$ Voltage to Obtain 0dBm at $V_{OS}$ ; Increase $f_{in}$ Frequency Until dB Meter Reads -3 dB; $R_L = 50 \Omega$ , $C_L = 10 \text{ pF}$	3.0 4.5 5.5	120 120 120	MHz	
-	Off-Channel Feedthrough Isolation (Figure 7)	$f_{in} = \text{Sine Wave}$ ; Adjust $f_{in}$ Voltage to Obtain 0 dBm at $V_{IS}$ $f_{in} = 10\text{kHz}$ , $R_L = 600 \Omega$ , $C_L = 50 \text{ pF}$	3.0 4.5 5.5	-50 -50 -50	dB	
		$f_{in} = 1.0\text{MHz}$ , $R_L = 50\Omega$ , $C_L = 10\text{pF}$	3.0 4.5 5.5	-37 -37 -37		
-	Feedthrough Noise. Channel-Select Input to Common I/O (Figure 8)	$V_{in} \leq 1\text{MHz}$ Square Wave ( $t_r = t_f = 3 \text{ ns}$ ); Adjust $R_L$ at Setup so that $I_S = 0\text{A}$ ; Enable = GND $R_L = 600 \Omega$ , $C_L = 50\text{pF}$	3.0 4.5 5.5	25 105 135	mV PP	
		$R_L = 10 \text{ k}\Omega$ , $C_L = 10\text{pF}$	3.0 4.5 5.5	35 145 190		
-	Crosstalk Between Any Two Switches (Figure 12)	$f_{in} = \text{Sine Wave}$ ; Adjust $f_{in}$ Voltage to Obtain 0dBm at $V_{IS}$ $f_{in} = 10 \text{ kHz}$ , $R_L = 600\Omega$ , $C_L = 50\text{pF}$	3.0 4.5 5.5	-50 -50 -50	dB	
		$f_{in} = 1.0\text{MHz}$ , $R_L = 50\Omega$ , $C_L = 10\text{pF}$	3.0 4.5 5.5	-60 -60 -60		
THD	Total Harmonic Distortion (Figure 14)	$f_{in} = 1\text{kHz}$ , $R_L = 10 \text{ k}\Omega$ , $C_L = 50\text{pF}$ $\text{THD} = \text{THD}_{\text{measured}} - \text{THD}_{\text{source}}$ $V_{IS} = 2.0\text{Vpp}$ sine wave $V_{IS} = 4.0\text{Vpp}$ sine wave $V_{IS} = 5.0\text{Vpp}$ sine wave	3.0 4.5 5.5	0.10 0.08 0.05	%	

\*Limits not tested. Determined by design and verified by qualification.




Figure 1a. Typical On Resistance,  $V_{CC} = 3.0 \text{ V}$

# MC74LVXT8053




Figure 1b. Typical On Resistance,  $V_{CC} = 4.5$  V




Figure 1c. Typical On Resistance,  $V_{CC} = 5.5$  V






Figure 1. On Resistance Test Set-Up


# MC74LVXT8053




**Figure 2. Maximum Off Channel Leakage Current,  
Any One Channel, Test Set-Up**



**Figure 3. Maximum Off Channel Leakage Current,  
Common Channel, Test Set-Up**




**Figure 4. Maximum On Channel Leakage Current,  
Channel to Channel, Test Set-Up**




\*Includes all probe and jig capacitance

**Figure 5. Maximum On Channel Bandwidth,  
Test Set-Up**




\*Includes all probe and jig capacitance

**Figure 6. Off Channel Feedthrough Isolation,  
Test Set-Up**




\*Includes all probe and jig capacitance

**Figure 7. Feedthrough Noise, Channel Select to  
Common Out, Test Set-Up**




**Figure 9a. Propagation Delays, Channel Select to Analog Out**




\*Includes all probe and jig capacitance

**Figure 9b. Propagation Delay, Test Set-Up Channel Select to Analog Out**




**Figure 10a. Propagation Delays, Analog In to Analog Out**




\*Includes all probe and jig capacitance


**Figure 10b. Propagation Delay, Test Set-Up Analog In to Analog Out**




**Figure 11a. Propagation Delays, Enable to Analog Out**




**Figure 11b. Propagation Delay, Test Set-Up Enable to Analog Out**




**Figure 12. Crosstalk Between Any Two Switches, Test Set-Up**



**Figure 13. Power Dissipation Capacitance, Test Set-Up**



**Figure 14a. Total Harmonic Distortion, Test Set-Up**



**Figure 14b. Plot, Harmonic Distortion**

## APPLICATIONS INFORMATION

The Channel Select and Enable control pins should be at V<sub>CC</sub> or GND logic levels. V<sub>CC</sub> being recognized as a logic high and GND being recognized as a logic low. In this example:

$$\begin{aligned} V_{CC} &= +5V = \text{logic high} \\ GND &= 0V = \text{logic low} \end{aligned}$$

The maximum analog voltage swing is determined by the supply voltages V<sub>CC</sub>. The positive peak analog voltage should not exceed V<sub>CC</sub>. Similarly, the negative peak analog voltage should not go below GND. In this example, the difference between V<sub>CC</sub> and GND is five volts. Therefore, using the configuration of Figure 15, a maximum analog signal of five volts peak-to-peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not





connected). However, tying unused analog inputs and outputs to V<sub>CC</sub> or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:


$$V_{CC} - GND = 2 \text{ to } 6 \text{ volts}$$

When voltage transients above V<sub>CC</sub> and/or below GND are anticipated on the analog channels, external Germanium or Schottky diodes (D<sub>X</sub>) are recommended as shown in Figure 16. These diodes should be able to absorb the maximum anticipated current surges during clipping.

# MC74LVXT8053




**Figure 17. Interfacing Low Voltage CMOS Inputs**




**Figure 18. Function Diagram, LVXT8053**

**MARKING DIAGRAMS**

(Top View)



**16-LEAD SOIC  
D SUFFIX  
CASE 751B**



**16-LEAD TSSOP  
DT SUFFIX  
CASE 948F**

\*See Applications Note #AND8004/D for date code and traceability information.