## NC7SB3257

2:1 Multiplexer/Demultiplexer Bus Switch

## Features

- Space Saving SC70 6-Lead Surface Mount Package
- Typical $3 \Omega$ Switch Resistance at $5.0 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$
- Minimal Propagation Delay through the Switch
- Power-Down High Impedance Control Input
- Zero Bounce in Flow through Mode
- TTL Compatible Control Input
- Over-Voltage Tolerance of Control Input to 7.0 V
- Break-before-Make Enable Circuitry


## Description

The NC7SB3257 is a high performance, 2:1 NMOS passgate multiplexer/demultiplexer. The device is fabricated with advanced sub-micron CMOS technology to achieve high speed enable and disable times and low On Resistance. The device is specified to operate over the 4.0 to $5.5 \mathrm{~V} \mathrm{~V}_{\mathrm{cc}}$ operating range.
The control input tolerates voltages up to 5.5 V independent of the $\mathrm{V}_{\mathrm{Cc}}$ operating range.

## Ordering Information

| Part Number | Top Mark | Package | Packing Method |
| :---: | :---: | :---: | :---: |
| NC7SB3257P6X | B7B | 6-Lead SC70, EIAJ SC88, 1.25 mm Wide | 3000 Units on Tape \& Reel |

## Logic Symbol



Figure 1. Logic Symbol

## Pin Configurations



Figure 2. SC70 (Top View)


Figure 3. Pin One Orientation Diagram ${ }^{(1,2)}$

## Notes:

1. Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin.
2. AAA - Product Code Top Mark - see ordering code.

## Pin Definitions

| Pin \# | Name | Description |
| :---: | :---: | :--- |
| 1 | $\mathrm{~B}_{1}$ | Data Ports |
| 2 | GND | Ground |
| 3 | $\mathrm{~B}_{0}$ | Data Ports |
| 4 | A | Data Ports |
| 6 | $\mathrm{~V}_{\mathrm{cc}}$ | Supply Voltage |
| 5 | S | Control Input |

## Function Table

| Inputs | Functions |
| :---: | :---: |
| L | $\mathrm{B}_{0}$ Connected to A |
| H | $\mathrm{B}_{1}$ Connected to A |

[^0]
## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | -0.5 | 7.0 | V |
| $\mathrm{~V}_{\mathrm{S}}$ | DC Switch Voltage | -0.5 | 7.0 | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | DC Input Voltage ${ }^{(3)}$ | -0.5 | 7.0 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | DC Input Diode Current | $\mathrm{V}_{\mathrm{IN}}<0 \mathrm{~V}$ |  | -50 |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current |  | 128 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{GND}}$ | DC $\mathrm{V}_{\mathrm{CC}}$ or Ground Current |  | $\pm 100$ | mA |
| $\mathrm{~T}_{\text {STG }}$ | Storage Temperature Range | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Junction Lead Temperature under Bias |  | +150 | ${ }^{\circ}{ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature (Soldering, 10 Seconds) |  | +260 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation at $+85^{\circ} \mathrm{C}$ |  | 180 | mW |

Note:
3. The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

## Recommended Operating Conditions ${ }^{(4)}$

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol | Parameter | Conditions | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage Operating |  | 4.0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | Control Input Voltage |  | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
|  | Switch Input Voltage |  | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{OUT}}$ | Output Voltage |  | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature |  | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise and Fall Times | Control Input $\mathrm{V}_{\mathrm{CC}}=4.0 \mathrm{~V}$ to 5.5 V | 0 | 5 | $\mathrm{~ns} / \mathrm{V}$ |
| $\theta_{\mathrm{JA}}$ | Thermal Resistance |  |  | 350 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Note:

4. Control input must be held HIGH or LOW, it must not float.

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\text {IK }}$ | Clamp Diode Voltage | $\mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ | 4.5 |  |  | -1.2 | V |
| $\mathrm{V}_{\text {IH }}$ | HIGH Level Input Voltage |  | 4.5 to 5.5 | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | LOW Level Input Voltage |  | 4.5 to 5.5 |  |  | 0.8 | V |
| 1 N | Input Leakage Current | $0 \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$ | 5.5 |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| loff | OFF State Leakage Current | $0 \leq A, B \leq V_{c C}$ | 5.5 |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| Ron | Switch On Resistance ${ }^{(5)}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{l}_{\mathrm{IN}}=64 \mathrm{~mA}$ | 4.5 |  | 3.0 | 7.0 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=30 \mathrm{~mA}$ | 4.5 |  | 3.0 | 7.0 |  |
|  |  | $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=15 \mathrm{~mA}$ | 4.5 |  | 6.0 | 15.0 |  |
|  |  | $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}, \mathrm{l}_{\mathrm{IN}}=15 \mathrm{~mA}$ | 4.0 |  | 10.0 | 20.0 |  |
| Icc | Quiescent Supply Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND Iout $=0$ | 5.5 |  |  | 10.0 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{lcc}$ | Increase in ICC per Input ${ }^{(6)}$ | $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0$ <br> Control Input Only | 5.5 |  | 0.9 | 2.5 | mA |

## Notes:

5. Measured by the voltage drop between $A$ and $B$ pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B Ports).
6. Per TTL driven Input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right.$, Control input only). A and B pins do not contribute to $\mathrm{I}_{\mathrm{cc}}$.

## AC Electrical Characteristics

| Symbol | Parameter | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | Conditions | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}, \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ \mathrm{RU}=\mathrm{RD}=\_500 \Omega \end{gathered}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{t}_{\text {PHL }}$, tPLH | Propagation Delay Bus-toBus ${ }^{(7)}$ | 4.0-5.5 | $\mathrm{V}_{1}=$ OPEN |  |  | 0.25 | ns |
| tpzL, tpzH | Output Enable Time | 4.0-5.5 | $\mathrm{V}_{1}=7 \mathrm{~V}$ for $\mathrm{t}_{\mathrm{PzL}}$ $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ for $\mathrm{t}_{\mathrm{PzH}}$ | 1.8 |  | 6.5 | ns |
|  |  | 4.0 |  | 1.8 |  | 7.3 |  |
| tplz, tPHz | Output Disable Time | 4.5-5.5 | $\mathrm{V}_{\mathrm{I}}=7 \mathrm{~V}$ for $\mathrm{t}_{\mathrm{pLz}}$ $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ for $\mathrm{t}_{\mathrm{PHz}}$ | 0.8 |  | 4.7 | ns |
|  |  | 4.0 |  | 0.8 |  | 5.3 |  |
| $\mathrm{t}_{\text {B-M }}$ | Break-before-Make Time ${ }^{(8)}$ | 4.5-5.5 |  | 0.5 |  |  | ns |
|  |  | 4.0 |  | 0.5 |  |  |  |

## Notes:

7. This parameter is guaranteed by design but not tested. The bus switch contributes no propagation delay other than the RC delay of the On Resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).
8. Guaranteed by design.

## Capacitance ${ }^{(9)}$

| Symbol | Parameter | Conditions | Typ. | Unit |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Control Pin Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=0.0 \mathrm{~V}$ | 2.3 | pF |
| $\mathrm{C}_{\mathrm{IO}-\mathrm{B}}$ | B Port OFF Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 5.7 | pF |
| $\mathrm{C}_{\mathrm{IO}-\mathrm{A}}$ | A Port ON Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 16.0 | pF |

## Note:

9. Capacitance is characterized but not tested.

## AC Loading and Waveforms



## Note:

Input Driven by $50 \Omega$ source terminated in $50 \Omega$.
$\mathrm{C}_{\mathrm{L}}$ includes load and stray capacitance.
Input PRR=10 MHz; tw=500 ns.
Figure 4. AC Test Circuit


## Note:

Input = AC Waveform;
PRR = Variable; Duty Cycle $=50 \%$
Figure 5. AC Waveforms


Figure 6. Break-Before-Make Interval Timing


[^0]:    H = HIGH Logic Level.
    L = LOW Logic Level.

