



FQB1P50 / FQI1P50

500V P-Channel MOSFET

General Description

These P-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology is especially tailored to minimize on-state resistance, provide superior switching performance, and withstand a high energy pulse in the avalanche and commutation modes. These devices are well suited for electronic lamp ballasts based on the complementary half bridge topology.

Features

- -1.5A, -500V, $R_{DS(on)} = 10.5\Omega$ @ $V_{GS} = -10 \text{ V}$
- Low gate charge (typical 11 nC)
- Low Crss (typical 6.0 pF)
- Fast switching
- 100% avalanche tested
- · Improved dv/dt capability



Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		FQB1P50 / FQI1P50	Units	
V _{DSS}	Drain-Source Voltage		-500	V	
I _D	Drain Current - Continuous (T _C = 25	°C)	-1.5	Α	
	- Continuous (T _C = 10	0°C)	-0.95	Α	
I_{DM}	Drain Current - Pulsed	(Note 1)	-6.0	Α	
V_{GSS}	Gate-Source Voltage		± 30	V	
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	110	mJ	
I _{AR}	Avalanche Current	(Note 1)	-1.5	А	
E _{AR}	Repetitive Avalanche Energy	(Note 1)	6.3	mJ	
dv/dt	Peak Diode Recovery dv/dt (Note 3)		-4.5	V/ns	
P_{D}	Power Dissipation (T _A = 25°C) *		3.13	W	
	Power Dissipation (T _C = 25°C)		63	W	
	- Derate above 25°C		0.51	W/°C	
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C	
T _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C	

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		1.98	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		62.5	°C/W

^{*} When mounted on the minimum pad size recommended (PCB Mount)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	-400			V
ΔBV_{DSS} / ΔT_{J}	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$, Referenced to 25°C		=		V/°C
I _{DSS}		V _{DS} = -500 V, V _{GS} = 0 V			-1	μΑ
	Zero Gate Voltage Drain Current	V _{DS} = -400 V, T _C = 125°C			-10	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = -30 V, V _{DS} = 0 V			-100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = 30 V, V _{DS} = 0 V			100	nA
On Cha	racteristics					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$	-3.0		-5.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = -10 V, I _D = -0.75 A		8.0	10.5	Ω
9 _{FS}	Forward Transconductance	V _{DS} = -50 V, I _D = -0.75 A (Note 4)		1.26		S
C _{oss}	Output Capacitance Reverse Transfer Capacitance	f = 1.0 MHz		6.0	50 8.0	pF pF
C _{rss}	' '	1 = 1.0 MHZ				- '
Switchi	ing Characteristics					
t _{d(on)}	Turn-On Delay Time	V _{DD} = -250 V, I _D = -1.5 A,		9.0	30	ns
t _r	Turn-On Rise Time	$R_G = 25 \Omega$		25	60	ns
t _{d(off)}	Turn-Off Delay Time			27	65	ns
t _f	Turn-Off Fall Time	(Note 4, 5)		30	70	ns
Q_g	Total Gate Charge	$V_{DS} = -400 \text{ V}, I_{D} = -1.5 \text{ A},$		11	14	nC
Q_{gs}	Gate-Source Charge	V _{GS} = -10 V		2.0		nC
Q_{gd}	Gate-Drain Charge	(Note 4, 5)		5.6		nC
Drain-S	Source Diode Characteristics ar	nd Maximum Ratings				
I _S	Maximum Continuous Drain-Source Did			-1.5	Α	
I _{SM}	Maximum Pulsed Drain-Source Diode F			-6.0	Α	
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = -1.5 \text{ A}$			-5.0	V
V SD						
t _{rr}	Reverse Recovery Time	$V_{GS} = 0 \text{ V, } I_{S} = -1.5 \text{ A,}$		200		ns

- $\label{eq:Notes:Notes:1} \begin{tabular}{ll} \textbf{Notes:} \\ \textbf{1.} & \textbf{Repetitive Rating: Pulse width limited by maximum junction temperature} \\ \textbf{2.} & \textbf{L} = 88\text{mH, } \textbf{I}_{AS} = -1.5\text{A, } \textbf{V}_{DD} = -50\text{V, } \textbf{R}_{G} = 25~\Omega, \textbf{Starting} & \textbf{T}_{J} = 25^{\circ}\text{C} \\ \textbf{3.} & \textbf{I}_{SD} \leq -1.5\text{A, } \text{di/dt} \leq 200\text{A/µs, } \textbf{V}_{DD} \leq \text{BV}_{DSS,} \textbf{Starting} & \textbf{T}_{J} = 25^{\circ}\text{C} \\ \textbf{4.} & \textbf{Pulse Test: Pulse width} \leq 300\text{µs, } \textbf{Duty cycle} \leq 2\% \\ \textbf{5.} & \textbf{Essentially independent of operating temperature} \\ \end{tabular}$

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs.
Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics






Figure 6. Gate Charge Characteristics

©2000 Fairchild Semiconductor International Rev. A2, December 2000









Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve

©2000 Fairchild Semiconductor International Rev. A2, December 2000


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms




Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms







Body Diode Reverse Current



©2000 Fairchild Semiconductor International Rev. A2, December 2000





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx $^{\text{TM}}$ HiSeC $^{\text{TM}}$ Bottomless $^{\text{TM}}$ ISOPLANAR $^{\text{TM}}$ CoolFET $^{\text{TM}}$ MICROWIRE $^{\text{TM}}$ CROSSVOLT $^{\text{TM}}$ POP $^{\text{TM}}$ E 2 CMOS $^{\text{TM}}$ PowerTrench $^{\text{®}}$

FACT™ QFET™ FACT Quiet Series™ QS™

FAST® Quiet Series $^{\text{TM}}$ SuperSOT $^{\text{TM}}$ -3 SuperSOT $^{\text{TM}}$ -6

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

SuperSOT™-8 SvncFET™

TinyLogic™

UHC™


 VCX^{TM}

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2000 Fairchild Semiconductor International Rev. A, January 2000



- -1.5A, -500V,
 - $R_{DS(on)} = 10.5\Omega @V_{GS} = -10V$
- Low gate charge (typical 11nC)
- Low Crss (typical 6.0pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

back to top

Product status/pricing/packaging

Product	Product status	Pricing*	Package type	Leads	Packing method
FQB1P50TM	Full Production	\$0.61	TO-263(D2PAK)	2	TAPE REEL

* 1,000 piece Budgetary Pricing

back to top


Models

Package & leads	Condition	Temperature range	Software version	Revision date		
PSPICE						
TO-263(D2PAK)-2	Electrical	-55°C to 155°C	9.2	Aug 21, 2001		

back to top

<u>Home</u> | <u>Find products</u> | <u>Technical information</u> | <u>Buy products</u> | <u>Support</u> | <u>Company</u> | <u>Contact us</u> | <u>Site index</u> | <u>Privacy policy</u>

© Copyright 2002 Fairchild Semiconductor



- -1.5A, -500V,
 - $R_{DS(on)} = 10.5\Omega @V_{GS} = -10V$
- Low gate charge (typical 11nC)
- Low Crss (typical 6.0pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

back to top

Product status/pricing/packaging

Product	Product status	Pricing*	Package type	Leads	Packing method
FQI1P50TU	Full Production	\$0.61	TO-262(I2PAK)	3	RAIL

* 1,000 piece Budgetary Pricing

back to top

Models

Package & leads	Condition	Temperature range	Software version	Revision date	
PSPICE					
TO-262(I2PAK)-3	Electrical	-55°C to 155°C	9.2	Aug 21, 2001	

back to top

<u>Home</u> | <u>Find products</u> | <u>Technical information</u> | <u>Buy products</u> | <u>Support</u> | <u>Company</u> | <u>Contact us</u> | <u>Site index</u> | <u>Privacy policy</u>

© Copyright 2002 Fairchild Semiconductor