

August 2000

QFET™

FQB19N10L / FQI19N10L 100V LOGIC N-Channel MOSFET


General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for low voltage applications such as high efficiency switching DC/DC converters, and DC motor control.

Features

- 19A, 100V, $R_{DS(on)} = 0.1\Omega @V_{GS} = 10 V$
- Low gate charge (typical 14 nC)
- Low Crss (typical 35 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- 175°C maximum junction temperature rating



Absolute Maximum Ratings T_c = 25°C unless otherwise noted

Symbol	Parameter		FQB19N10L / FQI19N10L	Units	
V _{DSS}	Drain-Source Voltage		100	V	
I _D	Drain Current - Continuous (T _C = 25°C	C)	19	А	
	- Continuous (T _C = 100°	°C)	13.5	А	
I _{DM}	Drain Current - Pulsed	(Note 1)	76	А	
V _{GSS}	Gate-Source Voltage		± 20	V	
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	220	mJ	
I _{AR}	Avalanche Current	(Note 1)	19	А	
E _{AR}	Repetitive Avalanche Energy	(Note 1)	7.5	mJ	
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	6.0	V/ns	
P _D	Power Dissipation ($T_A = 25^{\circ}C$) *		3.75	W	
	Power Dissipation $(T_C = 25^{\circ}C)$		75	W	
	- Derate above 25°C		0.5	W/°C	
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +175	°C	
Τ _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C	


Thermal Characteristics


Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		2.0	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		62.5	°C/W


©2000 Fairchild Semiconductor International


racteristics Drain-Source Breakdown Voltage Breakdown Voltage Temperature Coefficient	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 250 \mu\text{A}$ $\text{I}_{D} = 250 \mu\text{A}, \text{ Referenced to } 25^{\circ}\text{C}$	100			
Drain-Source Breakdown Voltage Breakdown Voltage Temperature		100			
Breakdown Voltage Temperature					V
	$ID = 200 \mu$ Å, Kelerended to 20 0		0.09		V/°C
	V _{DS} = 100 V, V _{GS} = 0 V			1	μA
Zero Gate Voltage Drain Current	V _{DS} = 80 V, T _C = 150°C			10	μA
Gate-Body Leakage Current, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
Gate-Body Leakage Current, Reverse	$V_{GS} = -20 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$			-100	nA
acteristics					
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.0		2.0	V
Static Drain-Source	V _{GS} = 10 V, I _D = 9.5 A		0.074	0.10	0
On-Resistance	$V_{GS} = 5 \text{ V}, \text{ I}_{D} = 9.5 \text{ A}$		0.082	0.11	Ω
Forward Transconductance	$V_{DS} = 30 \text{ V}, \text{ I}_{D} = 9.5 \text{ A}$ (Note 4)		15		S
c Characteristics					
			670	870	pF
• •					pF
					pF
Turn-On Delay Time	V _{DD} = 50 V, I _D = 19 A,		14	38	ns
Turn-On Rise Time	66 6		410	830	ns
Turn-Off Delay Time	Ũ		20	50	ns
Turn-Off Fall Time	(Note 4, 5)		140	290	ns
Total Gate Charge	V _{DS} = 80 V, I _D = 19 A,		14	18	nC
Gate-Source Charge	$V_{GS} = 5 V$		2.9		nC
Gate-Drain Charge	(Note 4, 5)		9.2		nC
ource Diode Characteristics ar	nd Maximum Ratings				
Maximum Continuous Drain-Source Dic	ode Forward Current			19	Α
Maximum Pulsed Drain-Source Diode F	orward Current			76	A
Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 19 A			1.5	V
Reverse Recovery Time	$V_{GS} = 0 V, I_S = 19 A,$		80		ns
Reverse Recovery Charge	$dI_{\rm F} / dt = 100 {\rm A}/{\mu}{\rm s}$		0.195		μC
	Gate-Body Leakage Current, Reverse acteristics Gate Threshold Voltage Static Drain-Source On-Resistance Forward Transconductance characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance gCharacteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Maximum Continuous Drain-Source Diode Forward Voltage Drain-Source Diode Forward Voltage	Gate-Body Leakage Current, Forward $V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$ Gate-Body Leakage Current, Reverse $V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$ acteristics $V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$ Gate Threshold Voltage $V_{DS} = V_{GS}, I_D = 250 \mu \text{A}$ Static Drain-Source $V_{GS} = 10 \text{ V}, I_D = 9.5 \text{ A}$ On-Resistance $V_{GS} = 5 \text{ V}, I_D = 9.5 \text{ A}$ Forward Transconductance $V_{DS} = 30 \text{ V}, I_D = 9.5 \text{ A}$ Input Capacitance $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$ Input Capacitance $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$ Reverse Transfer Capacitance $V_{DD} = 50 \text{ V}, I_D = 19 \text{ A}, R_G = 25 \Omega$ Inur-On Delay Time $V_{DD} = 50 \text{ V}, I_D = 19 \text{ A}, R_G = 25 \Omega$ Turn-On Rise Time $V_{DS} = 80 \text{ V}, I_D = 19 \text{ A}, R_G = 25 \Omega$ Turn-Off Delay Time $V_{DS} = 80 \text{ V}, I_D = 19 \text{ A}, R_G = 25 \Omega$ Total Gate Charge $V_{DS} = 5 \text{ V}$ Gate-Source Charge $V_{DS} = 5 \text{ V}$ Maximum Continuous Drain-Source Diode Forward CurrentMaximum Pulsed Drain-Source Diode Forward CurrentMaximum Pulsed Drain-Source Diode Forward CurrentDrain-Source Diode Forward Voltage $V_{GS} = 0 \text{ V}, I_S = 19 \text{ A}$	Gate-Body Leakage Current, Forward $V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$ Gate-Body Leakage Current, Reverse $V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$ acteristicsGate Threshold Voltage $V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$ 1.0Static Drain-Source $V_{GS} = 10 \text{ V}, I_D = 9.5 \text{ A}$ On-Resistance $V_{GS} = 5 \text{ V}, I_D = 9.5 \text{ A}$ Forward Transconductance $V_{DS} = 30 \text{ V}, I_D = 9.5 \text{ A}$ (Note 4)Input Capacitance $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ Output Capacitance $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ Input Capacitance $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ Input Capacitance $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ Input Capacitance $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ Input Capacitance $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ Input Capacitance $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ Intra-On Delay Time $V_{DD} = 50 \text{ V}, I_D = 19 \text{ A},$ Turn-On Rise Time $V_{DS} = 80 \text{ V}, I_D = 19 \text{ A},$ Turn-Off Fall Time $V_{CS} = 5 \text{ V}$ Gate-Source Charge $V_{SS} = 5 \text{ V}$ Gate-Drain Charge $V_{CS} = 5 \text{ V}$ Maximum Continuous Drain-Source Diode Forward CurrentTain-Source Diode Forward Voltage $V_{GS} = 0 \text{ V}, I_S = 19 \text{ A}$	Gate-Body Leakage Current, Forward $V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$ Gate-Body Leakage Current, Reverse $V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$ acteristicsGate Threshold Voltage $V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$ 1.0Static Drain-Source $V_{GS} = 10 \text{ V}, I_D = 9.5 \text{ A}$ 1.0On-Resistance $V_{GS} = 5 \text{ V}, I_D = 9.5 \text{ A}$ 1.0Forward Transconductance $V_{DS} = 30 \text{ V}, I_D = 9.5 \text{ A}$ (Note 4)15CharacteristicsInput Capacitance $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}, I_D = 9.5 \text{ A}$ (Note 4)160Reverse Transfer Capacitance $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}, I_D = 19 \text{ A}, R_G = 25 \Omega$ 14Tum-On Delay Time $V_{DD} = 50 \text{ V}, I_D = 19 \text{ A}, R_G = 25 \Omega$ 140Tum-Off Delay Time $V_{DS} = 80 \text{ V}, I_D = 19 \text{ A}, R_G = 25 \Omega$ 140Total Gate Charge $V_{DS} = 5 \text{ V}$ 14Gate-Source Charge $V_{GS} = 5 \text{ V}$ 14Maximum Continuous Drain-Source Diode Forward CurrentMaximum Pulsed Drain-Source Diode Forward CurrentTurn-Source Diode Forward CurrentTurn-Drain-Source Diode Forward CurrentTurn-Off Delay TimeTurn-Off Fall TimeTurn-Off Sate ChargeV_GS = 5 \text{ V}Out of the ChargeV_GS = 0 \text{ V}, I_S = 19 \text{ A} <td>Gate-Body Leakage Current, Forward $V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$ 100 Gate-Body Leakage Current, Reverse $V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$ -100 acteristics Gate Threshold Voltage $V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$ -100 acteristics Gate Threshold Voltage $V_{DS} = V_{GS}, I_D = 250 \mu \text{ A}$ 1.0 2.0 Static Drain-Source $V_{GS} = 5 \text{ V}, I_D = 9.5 \text{ A}$ 0.074 0.10 On-Resistance $V_{DS} = 30 \text{ V}, I_D = 9.5 \text{ A}$ 15 Forward Transconductance $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ 160 210 Iput Capacitance $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ 160 210 Reverse Transfer Capacitance V_{DD} = 50 \text{ V}, I_D = 19 \text{ A}, 14 38 Turn-On Delay Time V_{DS} = 80 \text{ V}, I_D = 19 \text{ A}, 140 290 Total Gate Charge $V_{GS} = 5 \text{ V}$ (Note 4, 5) 140 290 Gate-Drain Charge<!--</td--></td>	Gate-Body Leakage Current, Forward $V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$ 100 Gate-Body Leakage Current, Reverse $V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$ -100 acteristics Gate Threshold Voltage $V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$ -100 acteristics Gate Threshold Voltage $V_{DS} = V_{GS}, I_D = 250 \mu \text{ A}$ 1.0 2.0 Static Drain-Source $V_{GS} = 5 \text{ V}, I_D = 9.5 \text{ A}$ 0.074 0.10 On-Resistance $V_{DS} = 30 \text{ V}, I_D = 9.5 \text{ A}$ 15 Forward Transconductance $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ 160 210 Iput Capacitance $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ 160 210 Reverse Transfer Capacitance V_{DD} = 50 \text{ V}, I_D = 19 \text{ A}, 14 38 Turn-On Delay Time V_{DS} = 80 \text{ V}, I_D = 19 \text{ A}, 140 290 Total Gate Charge $V_{GS} = 5 \text{ V}$ (Note 4, 5) 140 290 Gate-Drain Charge </td

FQB19N10L / FQI19N10L











FQB19N10L / FQI19N10L

FQB19N10L / FQI19N10L





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx [™]	FASTr [™]	QFET [™]	VCX™
Bottomless [™]	GlobalOptoisolator [™]	QS [™]	
CoolFET [™]	GTO [™]	QT Optoelectronics [™]	
CROSSVOLT [™]	HiSeC [™]	Quiet Series [™]	
DOME [™]	ISOPLANAR [™]	SuperSOT [™] -3	
E ² CMOS [™]	MICROWIRE [™]	SuperSOT [™] -6	
EnSigna [™]	OPTOLOGIC [™]	SuperSOT [™] -8	
EnSigna™	OPTOLOGIC™	SuperSOT™-8	
FACT™	OPTOPLANAR™	SyncFET™	
FACT Quiet Series™	POP™	TinyLogic™	
FAST [®]	PowerTrench [®]	UHC™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

		L	
Fairchild Semiconductor		s <mark>SEARCH <u>Para</u>t</mark>	metric Cross Reference
		enace Proc	luct Folders and Applica
find products	Home >> Find products >>		
Products groups	FQB19N10L		Related Links
Analog and Mixed	100V N-Channel Logic Level QFET		Request samples
<u>Signal</u>	Contents	Datasheet	Dotted line How to order products
Discrete Interface	General description Features Product	Download this	How to order products Dotted line
	status/pricing/packaging	datasheet	Product Change Notices
Microcontrollers		PDF	(PCNs)
Non-Volatile	General description		<u>Support</u>
<u>Memory</u> Optoelectronics	Conorm description	e-mail this datasheet	Dotted line Distributor and field sales
Markets and	These N-Channel enhancement mode power	[E-	representatives
applications	field effect transistors are produced using	This pagePrint version	Dotted line
New products	Fairchild's proprietary, planar stripe, DMOS	This page <u>r thit version</u>	Quality and reliability
Product selection and parametric search	technology. This advanced technology has been especially		Design tools
Cross-reference	tailored to minimize on-state resistance,		
search	provide superior switching performance, and withstand high energy pulse in the avalanche		
technical information	and commutation mode. These devices are well		
	suited for low voltage applications such as high		
buy products	efficiency switching DC/DC converters, and DC motor control.	-	
technical support			
my Fairchild	- back to top		
company			

Features

- 19A, 100V, R $_{DS(on)} = 0.1\Omega @V GS = 10 V$
- Low gate charge (typical 14 nC)
- Low Crss (typical 35 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

back to top

Product status/pricing/packaging

Product	Product status	Pricing*	Package type	Leads	Packing method
FQB19N10LTM	Full Production	\$0.61	TO-263(D2PAK)	2	TAPE REEL

* 1,000 piece Budgetary Pricing

back to top

<u>Home</u> | <u>Find products</u> | <u>Technical information</u> | <u>Buy products</u> | <u>Support</u> | <u>Company</u> | <u>Contact us</u> | <u>Site index</u> | <u>Privacy policy</u>

© Copyright 2002 Fairchild Semiconductor

Fairchild Semiconductor			netric Cross Reference
find products	Home >> Find products >>		
find products Products groups Analog and Mixed Signal Discrete Interface Logic Microcontrollers Non-Volatile Memory Optoelectronics Markets and applications New products Product selection and parametric search Cross-reference search	Home >> Find products >> FQI19N10L 100V N-Channel Logic Level QFET Contents General description Features Product status/pricing/packaging General description These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well	Datasheet Download this datasheet PDF e-mail this datasheet [E- This pagePrint version	Related Links Request samples Dotted line How to order products Dotted line Product Change Notices (PCNs) Dotted line Dotted line Support Dotted line Quality and field sales representatives Dotted line Dotted line Distributor and field sales representatives Dotted line Dotted line Dotted line Distributor and field sales representatives Dotted line Design tools
buy products	suited for low voltage applications such as high efficiency switching DC/DC converters, and		• •
technical support	- DC motor control.	-	
my Fairchild company	- <u>back to top</u>		

10 VLow gate charge (typical 14 nC)

• 19A, 100V, $R_{DS(on)} = 0.1\Omega @V GS =$

- Low Crss (typical 35 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

back to top

Features

Product status/pricing/packaging

Product	Product status	Pricing*	Package type	Leads	Packing method
FQI19N10LTU	Full Production	\$0.61	TO-262(I2PAK)	3	RAIL

* 1,000 piece Budgetary Pricing

back to top

<u>Home</u> | <u>Find products</u> | <u>Technical information</u> | <u>Buy products</u> | <u>Support</u> | <u>Company</u> | <u>Contact us</u> | <u>Site index</u> | <u>Privacy policy</u>

© Copyright 2002 Fairchild Semiconductor