

80V N-Channel MOSFET

#### **General Description**

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for low voltage applications such as automotive, high efficiency switching for DC/DC converters, and DC motor control.


#### Features

• 70A, 80V,  $R_{DS(on)} = 0.017\Omega @V_{GS} = 10 V$ 

August 2000

- Low gate charge (typical 75 nC)
- Low Crss (typical 180 pF)
- · Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- 175°C maximum junction temperature rating

D



## Absolute Maximum Ratings T<sub>c</sub> = 25°C unless otherwise noted


Symbol	Parameter FQ		FQB70N08 / FQI70N08	Units
V <sub>DSS</sub>	Drain-Source Voltage		80	V
ID	Drain Current - Continuous (T <sub>C</sub> = 25°C	C)	70	А
	- Continuous (T <sub>C</sub> = 100°	°C)	49.5	А
I <sub>DM</sub>	Drain Current - Pulsed	(Note 1)	280	А
V <sub>GSS</sub>	Gate-Source Voltage		± 25	V
E <sub>AS</sub>	Single Pulsed Avalanche Energy	(Note 2)	1150	mJ
I <sub>AR</sub>	Avalanche Current	(Note 1)	70	А
E <sub>AR</sub>	Repetitive Avalanche Energy	(Note 1)	15.5	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	6.5	V/ns
P <sub>D</sub>	Power Dissipation ( $T_A = 25^{\circ}C$ ) *		3.75	W
	Power Dissipation $(T_C = 25^{\circ}C)$		155	W
	- Derate above 25°C		1.03	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range	ge	-55 to +175	°C
TL	Maximum lead temperature for soldering 1/8" from case for 5 seconds	purposes,	300	°C


### **Thermal Characteristics**


Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		0.97	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		62.5	°C/W

©2000 Fairchild Semiconductor International


eristics n-Source Breakdown Voltage akdown Voltage Temperature fficient o Gate Voltage Drain Current e-Body Leakage Current, Forward e-Body Leakage Current, Reverse eristics e Threshold Voltage ic Drain-Source Resistance ward Transconductance	$\begin{split} V_{GS} &= 0 \ V, \ I_D = 250 \ \mu A \\ I_D &= 250 \ \mu A, \ Referenced \ to \ 25^\circ C \\ V_{DS} &= 80 \ V, \ V_{GS} = 0 \ V \\ V_{DS} &= 64 \ V, \ T_C = 150^\circ C \\ V_{GS} &= 25 \ V, \ V_{DS} = 0 \ V \\ V_{GS} &= -25 \ V, \ V_{DS} = 0 \ V \\ \end{split}$	80    2.0 	 0.08    	  1 10 100 -100 4.0	V V/°C μA μA nA
n-Source Breakdown Voltage akdown Voltage Temperature fficient o Gate Voltage Drain Current e-Body Leakage Current, Forward e-Body Leakage Current, Reverse <b>eristics</b> e Threshold Voltage ic Drain-Source Resistance	$I_{D} = 250 \ \mu\text{A}, \text{Referenced to } 25^{\circ}\text{C}$ $V_{DS} = 80 \ \text{V}, V_{GS} = 0 \ \text{V}$ $V_{DS} = 64 \ \text{V}, T_{C} = 150^{\circ}\text{C}$ $V_{GS} = 25 \ \text{V}, V_{DS} = 0 \ \text{V}$ $V_{GS} = -25 \ \text{V}, V_{DS} = 0 \ \text{V}$ $V_{DS} = V_{GS}, I_{D} = 250 \ \mu\text{A}$ $V_{GS} = 10 \ \text{V}, I_{D} = 35 \ \text{A}$	   2.0	0.08    	 1 10 100 -100	V/°C μA μA nA
akdown Voltage Temperature fficient o Gate Voltage Drain Current e-Body Leakage Current, Forward e-Body Leakage Current, Reverse eristics e Threshold Voltage ic Drain-Source Resistance	$I_{D} = 250 \ \mu\text{A}, \text{Referenced to } 25^{\circ}\text{C}$ $V_{DS} = 80 \ \text{V}, V_{GS} = 0 \ \text{V}$ $V_{DS} = 64 \ \text{V}, T_{C} = 150^{\circ}\text{C}$ $V_{GS} = 25 \ \text{V}, V_{DS} = 0 \ \text{V}$ $V_{GS} = -25 \ \text{V}, V_{DS} = 0 \ \text{V}$ $V_{DS} = V_{GS}, I_{D} = 250 \ \mu\text{A}$ $V_{GS} = 10 \ \text{V}, I_{D} = 35 \ \text{A}$	   2.0		1 10 100 -100	μA μA nA
e-Body Leakage Current, Forward e-Body Leakage Current, Reverse eristics e Threshold Voltage ic Drain-Source Resistance	$V_{DS} = 64 \text{ V}, T_{C} = 150^{\circ}\text{C}$ $V_{GS} = 25 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{GS} = -25 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$ $V_{GS} = 10 \text{V}, I_{D} = 35 \text{A}$	  2.0		10 100 -100	μA nA
e-Body Leakage Current, Forward e-Body Leakage Current, Reverse eristics e Threshold Voltage ic Drain-Source Resistance	$V_{GS} = 25 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{GS} = -25 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$ $V_{GS} = 10  \text{V}, I_D = 35 \text{A}$	  2.0		100 -100	nA
e-Body Leakage Current, Reverse eristics e Threshold Voltage ic Drain-Source Resistance	$V_{GS} = -25 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$ $V_{GS} = 10 V, I_D = 35 A$	2.0		-100	
<b>eristics</b> e Threshold Voltage ic Drain-Source Resistance	$V_{DS} = V_{GS}, I_D = 250 \mu A$ $V_{GS} = 10 \text{V}, I_D = 35 \text{A}$	2.0			nA
e Threshold Voltage ic Drain-Source Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 35 A			4.0	
e Threshold Voltage ic Drain-Source Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 35 A			4.0	
ic Drain-Source Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 35 A				V
	$V_{DS} = 30 \text{ V} \text{ Ip} = 35 \text{ A} \text{ (Note 4)}$		0.013	0.017	Ω
			41		S
			<u> </u>		
naracteristics					
it Capacitance	$V_{DS} = 25 V, V_{GS} = 0 V,$		2100	2700	pF
put Capacitance	f = 1.0 MHz		790	1030	pF
erse Transfer Capacitance			180	230	pF
	$V_{DD} = 40 \text{ V}, \text{ I}_{D} = 70 \text{ A},$		25 300	60 610	ns ns
	$R_{G} = 25 \Omega$				ns
	(Note 4, 5)				ns
					ns
· · ·					nC
°					nC
e-Drain Charge	(Note 4, 5)		37		nC
ce Diode Characteristics a	nd Maximum Ratings				
	•			70	А
imum Pulsed Drain-Source Diode F	Forward Current			280	Α
n-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 70 A			1.5	V
erse Recovery Time	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 70 A,		0.4		
erse Recovery fille	$v_{GS} = 0 v, v_{S} = 70 A,$		84		ns
	but Capacitance erse Transfer Capacitance Characteristics h-On Delay Time h-Off Delay Time h-Off Fall Time h-Off Fall Time h Gate Charge e-Source Charge e-Drain Charge ce Diode Characteristics and timum Continuous Drain-Source Diode	Point Capacitance $V_{DS} = 23$ V, $V_{GS} = 0$ V,         erse Transfer Capacitance       f = 1.0 MHz         Characteristics $V_{DD} = 40$ V, $I_D = 70$ A,         h-On Delay Time $V_{DD} = 40$ V, $I_D = 70$ A,         h-Off Delay Time $V_{DS} = 64$ V, $I_D = 70$ A,         h-Off Fall Time       (Note 4, 5)         h Gate Charge $V_{DS} = 64$ V, $I_D = 70$ A,         e-Source Charge $V_{GS} = 10$ V         e-Drain Charge       (Note 4, 5)         ce Diode Characteristics and Maximum Ratings         timum Continuous Drain-Source Diode Forward Current         timum Pulsed Drain-Source Diode Forward Current	Post Capacitance $v_{DS} = 23 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$ erse Transfer Capacitance $f = 1.0 \text{ MHz}$ Characteristics $r = 1.0 \text{ MHz}$ Do Delay Time $V_{DD} = 40 \text{ V}, \text{ I}_D = 70 \text{ A},$ $n - On Rise TimeR_G = 25 \Omegan - Off Delay Time(Note 4, 5)n - Off Fall Time(Note 4, 5)n - Off Fall TimeV_{DS} = 64 \text{ V}, \text{ I}_D = 70 \text{ A},n - Off Fall Time(Note 4, 5)n - Off Fall TimeV_{OS} = 10 \text{ V}n - Off Fall Time(Note 4, 5)n - Off Fall T$	VDS = 23 V, VGS = 0 V, Top out Capacitance790erse Transfer Capacitancef = 1.0 MHz180CharacteristicsVDD = 40 V, ID = 70 A, RG = 25 $\Omega$ 25h-On Delay TimeVDD = 40 V, ID = 70 A, RG = 25 $\Omega$ 300h-Off Delay TimeVDD = 40 V, ID = 70 A, RG = 25 $\Omega$ 90h-Off Fall TimeVDS = 64 V, ID = 70 A, VDS = 64 V, ID = 70 A, VGS = 10 V145il Gate ChargeVDS = 64 V, ID = 70 A, VGS = 10 V145e-Drain ChargeVDS = 64 V, ID = 70 A, VGS = 10 V145e-Drain ChargeVDS = 64 V, ID = 70 A, VGS = 10 V145e-Drain ChargeVDS = 64 V, ID = 70 A, VGS = 10 V145e-Drain ChargeVDS = 64 V, ID = 70 A, VGS = 10 V145e-Drain ChargeVDS = 64 V, ID = 70 A, VGS = 10 V145e-Drain ChargeVDS = 64 V, ID = 70 A, VGS = 10 V145e-Drain ChargeVDS = 70 V145e-Drain ChargeVDS = 10 V145e-Drain ChargeVDS = 10 V145e-Drain ChargeVDS = 10 V145e-Drain ChargeVDS = 70 V145e-Drain Chargee-Drain Chargee-Drain Chargee-Drain Chargee-Drain Charge </td <td>VDS = 23 V, VGS = 0 V,        790       1030         erse Transfer Capacitance       <math>f = 1.0 \text{ MHz}</math>        790       1030         erse Transfer Capacitance       <math>f = 1.0 \text{ MHz}</math>        180       230         Characteristics         h-On Delay Time       <math>V_{DD} = 40 \text{ V}, \text{ I}_D = 70 \text{ A},</math>        25       60         h-On Rise Time       <math>R_G = 25 \Omega</math>        300       610         h-Off Delay Time       <math>V_{DS} = 64 \text{ V}, \text{ I}_D = 70 \text{ A},</math>        90       190         h-Off Fall Time       <math>(Note 4, 5)</math>        145       300         II Gate Charge       <math>V_{DS} = 64 \text{ V}, \text{ I}_D = 70 \text{ A},</math>        75       98         e-Source Charge       <math>V_{GS} = 10 \text{ V}</math>        144          e-Drain Charge       (Note 4, 5)        37          Ce Diode Characteristics and Maximum Ratings         70          cimum Continuous Drain-Source Diode Forward Current         70          cimum Pulsed Drain-Source Diode Forward Current         280</td>	VDS = 23 V, VGS = 0 V,        790       1030         erse Transfer Capacitance $f = 1.0 \text{ MHz}$ 790       1030         erse Transfer Capacitance $f = 1.0 \text{ MHz}$ 180       230         Characteristics         h-On Delay Time $V_{DD} = 40 \text{ V}, \text{ I}_D = 70 \text{ A},$ 25       60         h-On Rise Time $R_G = 25 \Omega$ 300       610         h-Off Delay Time $V_{DS} = 64 \text{ V}, \text{ I}_D = 70 \text{ A},$ 90       190         h-Off Fall Time $(Note 4, 5)$ 145       300         II Gate Charge $V_{DS} = 64 \text{ V}, \text{ I}_D = 70 \text{ A},$ 75       98         e-Source Charge $V_{GS} = 10 \text{ V}$ 144          e-Drain Charge       (Note 4, 5)        37          Ce Diode Characteristics and Maximum Ratings         70          cimum Continuous Drain-Source Diode Forward Current         70          cimum Pulsed Drain-Source Diode Forward Current         280









©2000 Fairchild Semiconductor International







©2000 Fairchild Semiconductor International

#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FASTr™	QFET™	VCX™
Bottomless™	GlobalOptoisolator™	QS™	
CoolFET™	GTO™	QT Optoelectronics <sup>™</sup>	
CROSSVOLT™	HiSeC™	Quiet Series™	
DOME™	ISOPLANAR™	SuperSOT™-3	
E <sup>2</sup> CMOS™	MICROWIRE™	SuperSOT™-6	
EnSigna™	OPTOLOGIC™	SuperSOT™-8	
FACT™	OPTOPLANAR™	SyncFET™	
FACT Quiet Series™	POP™	TinyLogic™	
FAST <sup>®</sup>	PowerTrench <sup>®</sup>	UHC™	

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

#### As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Fairchild Semiconductor		sSEARCH   <u>Parar</u>	netric   Cross Reference
		space Prod	luct Folders and Applica
find products	Home >> Find products >>		
Products groups Analog and Mixed	FQB70N08 80V N-Channel QFET		Related Links
Signal Discrete Interface Logic	Contents General description   Features   Product status/pricing/packaging	Datasheet Download this datasheet	Request samples Dotted line How to order products Dotted line Product Change Notices
<u>Microcontrollers</u> <u>Non-Volatile</u> <u>Memory</u> Optoelectronics	General description	PDF <u>e-mail this datasheet</u>	(PCNs) Dotted line Support Dotted line Distributor and field sales
Markets and applications New products Product selection and	These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.	This page <u>Print version</u>	representatives Dotted line Quality and reliability Dotted line Design tools
parametric search Cross-reference search	This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche		Design tools
technical information buy products	and commutation mode. These devices are well suited for low voltage applications such as high efficiency switching DC/DC converters, and		
technical support	- DC motor control.	-	
my Fairchild			
company	- <u>back to top</u>		

## 10 V • Low gate charge ( typical 75 nC)

• 70A, 80V,  $R_{DS(on)} = 0.017\Omega @V GS =$ 

- Low Crss (typical 180 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- 175°C maximum junction temperature rating

### back to top

Features

Product status/pricing/packaging

	Product	Product status	Pricing*	Package type	Leads	Packing method
--	---------	----------------	----------	--------------	-------	----------------

FQB70N08TM	Full Production	\$1.61	TO-263(D2PAK)	2	TAPE REEL
* 1,000 piece Budge	etary Pricing				

back to top

<u>Home</u> | <u>Find products</u> | <u>Technical information</u> | <u>Buy products</u> | <u>Support</u> | <u>Company</u> | <u>Contact us</u> | <u>Site index</u> | <u>Privacy policy</u>

© Copyright 2002 Fairchild Semiconductor