



April 2000

**QFET™**

# FQB9N50 / FQI9N50




## 500V N-Channel MOSFET

### General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply, power factor correction, electronic lamp ballast based on half bridge.

### Features

- 9.0A, 500V,  $R_{DS(on)} = 0.73\Omega @ V_{GS} = 10V$
- Low gate charge ( typical 28 nC)
- Low Crss ( typical 20 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability



### Absolute Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter	FQB9N50 / FQI9N50	Units
V <sub>DSS</sub>	Drain-Source Voltage	500	V
I <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25°C)	9.0	A
	- Continuous (T <sub>C</sub> = 100°C)	5.7	A
I <sub>DM</sub>	Drain Current - Pulsed (Note 1)	36	A
V <sub>GSS</sub>	Gate-Source Voltage	± 30	V
E <sub>AS</sub>	Single Pulsed Avalanche Energy (Note 2)	360	mJ
I <sub>AR</sub>	Avalanche Current (Note 1)	9.0	A
E <sub>AR</sub>	Repetitive Avalanche Energy (Note 1)	14.7	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	4.5	V/ns
P <sub>D</sub>	Power Dissipation (T <sub>A</sub> = 25°C) *	3.13	W
	Power Dissipation (T <sub>C</sub> = 25°C)	147	W
	- Derate above 25°C	1.18	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to +150	°C
T <sub>L</sub>	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	°C

### Thermal Characteristics

Symbol	Parameter	Typ	Max	Units
R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case	--	0.85	°C/W
R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient *	--	40	°C/W
R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient	--	62.5	°C/W

\* When mounted on the minimum pad size recommended (PCB Mount)

## Electrical Characteristics T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

### Off Characteristics

BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	500	--	--	V
ΔBV <sub>DSS</sub> / ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C	--	0.55	--	V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 500 V, V <sub>GS</sub> = 0 V	--	--	1	μA
		V <sub>DS</sub> = 400 V, T <sub>C</sub> = 125°C	--	--	10	μA
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 30 V, V <sub>DS</sub> = 0 V	--	--	100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	V <sub>GS</sub> = -30 V, V <sub>DS</sub> = 0 V	--	--	-100	nA

### On Characteristics

V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	3.0	--	5.0	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4.5 A	--	0.58	0.73	Ω
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 50 V, I <sub>D</sub> = 4.5 A (Note 4)	--	8.2	--	S

### Dynamic Characteristics

C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz	--	1100	1450	pF
C <sub>oss</sub>	Output Capacitance		--	160	210	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		--	20	30	pF

### Switching Characteristics

t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = 250 V, I <sub>D</sub> = 9.0 A, R <sub>G</sub> = 25 Ω  (Note 4, 5)	--	25	60	ns
t <sub>r</sub>	Turn-On Rise Time		--	95	200	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		--	55	120	ns
t <sub>f</sub>	Turn-Off Fall Time		--	60	130	ns
Q <sub>g</sub>	Total Gate Charge		V <sub>DS</sub> = 400 V, I <sub>D</sub> = 9.0 A, V <sub>GS</sub> = 10 V  (Note 4, 5)	--	28	36
Q <sub>gs</sub>	Gate-Source Charge		--	7.0	--	nC
Q <sub>gd</sub>	Gate-Drain Charge		--	12.5	--	nC

### Drain-Source Diode Characteristics and Maximum Ratings

I <sub>S</sub>	Maximum Continuous Drain-Source Diode Forward Current	--	--	9.0	A	
I <sub>SM</sub>	Maximum Pulsed Drain-Source Diode Forward Current	--	--	36	A	
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 9.0 A	--	--	1.4	V
t <sub>rr</sub>	Reverse Recovery Time	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 9.0 A, di <sub>F</sub> / dt = 100 A/μs (Note 4)	--	300	--	ns
Q <sub>rr</sub>	Reverse Recovery Charge		--	2.2	--	μC

#### Notes:

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. L = 8mH, I<sub>AS</sub> = 9.0A, V<sub>DD</sub> = 50V, R<sub>G</sub> = 25 Ω, Starting T<sub>J</sub> = 25°C
3. I<sub>SD</sub> ≤ 9.0A, di/dt ≤ 200A/μs, V<sub>DD</sub> ≤ BV<sub>DSS</sub>, Starting T<sub>J</sub> = 25°C
4. Pulse Test : Pulse width ≤ 300μs, Duty cycle ≤ 2%
5. Essentially independent of operating temperature

## Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics






Figure 6. Gate Charge Characteristics


**Typical Characteristics** (Continued)




**Figure 7. Breakdown Voltage Variation vs. Temperature**




**Figure 8. On-Resistance Variation vs. Temperature**



**Figure 9. Maximum Safe Operating Area**



**Figure 10. Maximum Drain Current vs. Case Temperature**



**Figure 11. Transient Thermal Response Curve**


Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms




Package Dimensions

D<sup>2</sup>PAK



Package Dimensions (Continued)

# I<sup>2</sup>PAK



FQB9N50 / FQI9N50



## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACE <sub>x</sub> ™	HiSeC™	SuperSOT™-8
Bottomless™	ISOPLANAR™	SyncFET™
CoolFET™	MICROWIRE™	TinyLogic™
CROSSVOLT™	POP™	UHC™
E <sup>2</sup> CMOS™	PowerTrench®	VCX™
FACT™	QFET™	
FACT Quiet Series™	QS™	
FAST®	Quiet Series™	
FAST <sub>r</sub> ™	SuperSOT™-3	
GTO™	SuperSOT™-6	

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

### Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Fairchild Semiconductor

SEARCH | [Parametric](#) | [Cross Reference](#)

space

Product Folders and

Applies

find products

[Home](#) >> [Find products](#) >>

- [Products groups](#)
- [Analog and Mixed](#)
- [Signal](#)
- [Discrete](#)
- [Interface](#)
- [Logic](#)
- [Microcontrollers](#)
- [Non-Volatile](#)
- [Memory](#)
- [Optoelectronics](#)
- [Markets and applications](#)
- [New products](#)
- [Product selection and parametric search](#)
- [Cross-reference search](#)

FQ19N50  
500V N-Channel QFET

Contents

[General description](#) | [Features](#) | [Product status/pricing/packaging](#)

General description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply, power factor correction, electronic lamp ballast based on half bridge.

[back to top](#)

Features

- 9.0A, 500V,  $R_{DS(on)} = 0.73\Omega @ V_{GS} = 10V$
- Low gate charge ( typical 28 nC)
- Low Crss ( typical 20 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

[back to top](#)

Product status/pricing/packaging

Product	Product status	Pricing*	Package type	Leads	Packing method
FQ19N50TU	Full Production	\$1.31	TO-262(I2PAK)	3	RAIL

Datasheet

[Download this datasheet](#)

PDF

[e-mail this datasheet](#)

[E-]

This page [Print version](#)

Related Links

[Request samples](#)

[How to order products](#)

[Product Change Notices \(PCNs\)](#)

[Support](#)

[Distributor and field sales representatives](#)

[Quality and reliability](#)

[Design tools](#)

technical information

buy products

technical support

my Fairchild

company

\* 1,000 piece Budgetary Pricing

[back to top](#)

[Home](#) | [Find products](#) | [Technical information](#) | [Buy products](#) |  
[Support](#) | [Company](#) | [Contact us](#) | [Site index](#) | [Privacy policy](#)

---

[© Copyright 2002 Fairchild Semiconductor](#)

---