FAIRCHILD

SEMICONDUCTOR®

SSN1N45B **450V N-Channel MOSFET**

General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for electronic ballasts based on half bridge configuration.

Features

- + 0.5A, 450V, $R_{DS(on)}$ = 4.25 Ω @V_{GS} = 10 V + Low gate charge (typical 6.5 nC)
- Low Crss (typical 6.5 pF)
- 100% avalanche tested
- Improved dv/dt capability
- Gate-Source Voltage ± 50V guaranteed



Absolute Maximum Ratings T_C = 25°C unless otherwise noted


| Symbol | Parameter Drain-Source Voltage | | SSN1N45B | Units V |
|-----------------------------------|---|-------------|-------------|------------|
| V _{DSS} | | | 450 | |
| I _D | Drain Current - Continuous (T _C = 25 | °C) | 0.5 | Α |
| | - Continuous (T _C = 10 | D°C) | 0.32 | А |
| I _{DM} | Drain Current - Pulsed | (Note 1) | 4.0 | A |
| V _{GSS} | Gate-Source Voltage | | ± 50 | V |
| E _{AS} | Single Pulsed Avalanche Energy | (Note 2) | 108 0.5 | mJ A |
| I _{AR} | Avalanche Current | (Note 1) | | |
| E _{AR} | Repetitive Avalanche Energy | (Note 1) | 0.25 | mJ |
| dv/dt | Peak Diode Recovery dv/dt (Note 3) | | 5.5 | V/ns |
| P _D | Power Dissipation ($T_A = 25^{\circ}C$) | | 0.9 | W |
| | Power Dissipation ($T_L = 25^{\circ}C$) | | 2.5 | W |
| | - Derate above 25°C | | 0.02 | W/°C |
| T _J , T _{stg} | Operating and Storage Temperature Range | | -55 to +150 | °C |
| TL | Maximum lead temperature for soldering 1/8" from case for 5 seconds | g purposes, | 300 | °C |


Thermal Characteristics


| Symbol | Parameter | | Тур | Max | Units |
|-----------------------|---|-----------|-----|-----|-------|
| $R_{	extsf{	heta}JL}$ | Thermal Resistance, Junction-to-Lead | (Note 6a) | | 50 | °C/W |
| $R_{	hetaJA}$ | Thermal Resistance, Junction-to-Ambient | (Note 6b) | | 140 | °C/W |

SSN1N45B


| Symbol | Symbol Parameter Test Conditions | | | | Max | Units |
|--|---|--|-----|------|------|--|
| Off Cha | racteristics | | | | | |
| BV _{DSS} | Drain-Source Breakdown Voltage | V _{GS} = 0 V, I _D = 250 μA | 450 | | | V |
| ΔBV _{DSS} / ΔΤ. | Breakdown Voltage Temperature Coefficient | $I_D = 250 \mu$ A, Referenced to 25°C | | 0.5 | | V/°C |
| | | V _{DS} = 450 V, V _{GS} = 0 V | | | 10 | μA μA ηA nA nA NA NA NA NA N S PF pF pF nRs ns ns ns nC nC A A |
| 200 | Zero Gate Voltage Drain Current | $V_{DS} = 360 \text{ V}, \text{ T}_{C} = 125^{\circ}\text{C}$ | | | 100 | |
| GSSF | Gate-Body Leakage Current, Forward | V _{GS} = 50 V, V _{DS} = 0 V | | | 100 | nA |
| GSSR | Gate-Body Leakage Current, Reverse | V_{GS} = -50 V, V_{DS} = 0 V | | | -100 | nA |
| On Cha | racteristics | | | | | |
| V _{GS(th)} | Gate Threshold Voltage | $V_{DS} = V_{GS}, I_{D} = 250 \mu A$ | 2.3 | 3.0 | 3.7 | V |
| | C C C C C C C C C C C C C C C C C C C | 3.5 | 4.2 | 4.9 | V | |
| R _{DS(on)} | Static Drain-Source On-Resistance | $V_{DS} = V_{GS}, I_D = 250 \text{ mA}$ $V_{GS} = 10 \text{ V}, I_D = 0.25 \text{ A}$ | | 3.4 | 4.25 | Ω |
| JFS | Forward Transconductance | V _{DS} = 50 V, I _D = 0.25 A | | 0.7 | | S |
| _ | | | | | | |
| Dynam C _{iss} | ic Characteristics | N/ 05.1/1/ 0.1/ | | 185 | 240 | nF |
| C _{oss} | Output Capacitance | $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ | | 29 | 40 | |
| C _{rss} | Reverse Transfer Capacitance | f = 1.0 MHz | | 6.5 | 8.5 | |
| d(on) | ng Characteristics Turn-On Delay Time | V _{DD} = 225 V, I _D = 0.5 A, | | 7.5 | 25 | |
| r | Turn-On Rise Time | | | 21 | 50 | |
| d(off) | Turn-Off Delay Time | $R_{G} = 25 \Omega$ | | 23 | 55 | ns |
| f | Turn-Off Fall Time | (Note 4,5) | | 36 | 80 | ns |
| ე _g | Total Gate Charge | V _{DS} = 360 V, I _D = 0.5 A, | | 6.5 | 8.5 | nC |
| ວ _{gs} | Gate-Source Charge | $V_{GS} = 10 V$ | | 0.9 | | nC |
| ຊ _{gd} | Gate-Drain Charge | (Note 4,5) | | 3.2 | | nC |
| Drain S | ource Diode Characteristics ar | ad Maximum Patings | | | | |
| s | Maximum Continuous Drain-Source Dic | | | | 0.5 | Α |
| SM | Maximum Pulsed Drain-Source Diode F | | | | 4.0 | |
| V _{SD} | Drain-Source Diode Forward Voltage | $V_{GS} = 0 \text{ V}, \text{ I}_{S} = 0.5 \text{ A}$ | | | 1.4 | V |
| rr | Reverse Recovery Time | $V_{GS} = 0 \text{ V}, \text{ I}_{S} = 0.5 \text{ A},$ | | 102 | | ns |
| ື ຊ _{rr} | Reverse Recovery Charge | $dI_{F}/dt = 100 \text{ A/}\mu\text{s}$ (Note 4) | | 0.26 | | μC |
| btes: Repetitive R L = 75mH, I _J $I_{SD} \le 0.5A$, Pulse Test : Essentially in a) Reference b) When mo | Active the second seco | a still air environment | | | | μο |








Rev. A, November 2002





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| ACEx™ | FACT™ | ImpliedDisconnect™ | PACMAN™ | SPM™ |
|----------------------|----------------------|--------------------|---------------------------------|-----------------------|
| ActiveArray™ | FACT Quiet series™ | ISOPLANAR™ | POP™ | Stealth™ |
| Bottomless™ | FAST [®] | LittleFET™ | Power247™ | SuperSOT™-3 |
| CoolFET™ | FASTr™ | MicroFET™ | PowerTrench [®] | SuperSOT™-6 |
| CROSSVOLT™ | FRFET™ | MicroPak™ | QFET™ | SuperSOT™-8 |
| DOME™ | GlobalOptoisolator™ | MICROWIRE™ | QS™ | SyncFET™ |
| EcoSPARK™ | GTO™ | MSX™ | QT Optoelectronics [™] | TinyLogic™ |
| E ² CMOS™ | HiSeC™ | MSXPro™ | Quiet Series™ | TruTranslation™ |
| EnSigna™ | I ² C™ | OCX™ | RapidConfigure™ | UHC™ |
| Across the board | . Around the world.™ | OCXPro™ | RapidConnect [™] | UltraFET [®] |
| The Power Franchise™ | | OPTOLOGIC® | SILENT SWITCHER [®] | VCX™ |
| Programmable A | ctive Droop™ | OPTOPLANAR™ | SMART START™ | |

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|---------------------------|---|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. |



Home >> Find products >>

SSN1N45B 450V N-Channel B-FET

Contents

 General description Features

Qualification Support

- Product status/pricing/packaging
- •Order Samples

General description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for electronic ballasts based on half bridge configuration.

back to top

Features

- 0.5A, 450V, R_{DS(on)} = 4.25Ω@V_{GS} = 10 V
- Low gate charge (typical 6.5 nC)
- Low Crss (typical 6.5 pF)
- 100% avalanche tested
- Improved dv/dt capability
- Gate-Source Voltage ± 50V guaranteed

back to top

Product status/pricing/packaging







e-mail this datasheet <u>-</u>

This page

Print version

Related Links

Request samples

How to order products

Product Change Notices (PCNs)

Support

Sales support

Quality and reliability

Design center

Pricing* Product Product status **Pb-free Status** Package type Leads Packing method Package Marking Convention**

| SSN1N45BBU | Full Production | Full Production | \$0.466 | <u>TO-92</u> | 3 | BULK | <u>Line 1:</u> 1N45B <u>Line 2:</u> 3 |
|------------|-----------------|--------------------|---------|--------------|---|------|---------------------------------------|
| SSN1N45BTA | Full Production | Full Production | \$0.394 | <u>TO-92</u> | 3 | AMMO | <u>Line 1:</u> 1N45B <u>Line 2:</u> 3 |

* Fairchild 1,000 piece Budgetary Pricing ** A sample button will appear if the part is available through Fairchild's on-line samples program. If there is no sample button, please contact a <u>Fairchild distributor</u> to obtain samples

Ø Indicates product with Pb-free second-level interconnect. For more information click here.

Package marking information for product SSN1N45B is available. Click here for more information .

back to top

Qualification Support

Click on a product for detailed qualification data

| Product | |
|------------|--|
| SSN1N45BBU | |
| SSN1N45BTA | |

back to top

© 2007 Fairchild Semiconductor



Products | Design Center | Support | Company News | Investors | My Fairchild | Contact Us | Site Index | Privacy Policy | Site Terms & Conditions | Standard Terms & Conditions (