

QFET[®]

FQD6N50C / FQU6N50C

500V N-Channel MOSFET


General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.


This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology.

Features

- 4.5A, 500V, $R_{DS(on)} = 1.2 \Omega @V_{GS} = 10 V$
- Low gate charge (typical 19nC)
- Low Crss (typical 15pF)
- Fast switching
- 100% avalanche tested
- · Improved dv/dt capability







Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		FQD6N50C / FQU6N50C	Units	
V_{DSS}	Drain-Source Voltage		500	V	
I _D	Drain Current - Continuous (T _C = 25°C) - Continuous (T _C = 100°C)		4.5	Α	
			2.7	Α	
I _{DM}	Drain Current - Pulsed	(Note 1)	18	Α	
V _{GSS}	Gate-Source Voltage		± 30	V	
E _{AS}	Single Pulsed Avalanche Energy (Note 2)		300	mJ	
I _{AR}	Avalanche Current	(Note 1)	4.5	Α	
E _{AR}	Repetitive Avalanche Energy (N		6.1	mJ	
dv/dt	Peak Diode Recovery dv/dt (Note 3)		4.5	V/ns	
	Power Dissipation (T _A = 25°C)*		2.5	W	
P_{D}	Power Dissipation (T _C = 25°C)		61	W	
	- Derate above 25°C		0.49	W/°C	
T_J , T_{STG}	Operating and Storage Temperature Range		-55 to +150	°C	
T _L	Maximum lead temperature for soldering po	300	°C		

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	-	2.05	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *	-	50	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	-	110	°C/W
* When mounted o	n the minimum pad size recommended (PCB Mount)			

Symbol	Parameter	Min	Тур	Max	Units		
Off Cha	aracteristics						
BV _{DSS}	Drain-Source Breakdown Voltage $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$						V
ΔBV _{DSS} / ΔΤ _J	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced		0.8		V/°C	
I _{DSS}	Zara Oata Valta na Busin Oumant	V _{DS} = 500 V, V _{GS} = 0 V				1	μΑ
	Zero Gate Voltage Drain Current	V _{DS} = 400 V, T _C = 125°C	;			10	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{DS} = 0 V				100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = -30 V, V _{DS} = 0 V		1		-100	nA
On Cha	racteristics						
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$		2.0		4.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 2.25A			1.0	1.2	Ω
9 _{FS}	Forward Transconductance	V _{DS} = 40 V, I _D = 2.25A	(Note 4)		4.5		S
	ic Characteristics				540	700	
Ciss	Input Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$			540	700	pF
C _{oss}	Output Capacitance Reverse Transfer Capacitance	f = 1.0 MHz			80 15	105 20	pF pF
Orss	Neverse Transier Capacitance				13	20	ρı
Switchi	ing Characteristics						
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 250 \text{ V}, I_D = 4.5\text{A},$			10	30	ns
t _r	Turn-On Rise Time	R _G = 25 Ω			35	80	ns
t _{d(off)}	Turn-Off Delay Time				55	120	ns
t _f	Turn-Off Fall Time		(Note 4, 5)		45	100	ns
Q_g	Total Gate Charge	$V_{DS} = 400 \text{ V}, I_{D} = 4.5 \text{A},$			19	25	nC
Q _{gs}	Gate-Source Charge	V _{GS} = 10 V			2.8		nC
Q_{gd}	Gate-Drain Charge		(Note 4, 5)		8.8		nC
Drain-S	Source Diode Characteristics ar	nd Maximum Rating	s				
I _S	Maximum Continuous Drain-Source Did					4.5	Α
I _{SM}	Maximum Pulsed Drain-Source Diode F	orward Current		-		18	Α
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 4.5 \text{ A}$		-		1.4	V
t _{rr}	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, I_{S} = 4.5 \text{ A},$		-	260		ns
Q _{rr}	Reverse Recovery Charge	dI _F / dt = 100 A/μs	(Note 4)		1.6		μС

- Notes: 1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 26.6 mH, I $_{AS}$ = 4.5A, V $_{DD}$ = 50V, R $_{G}$ = 25 Ω, Starting T $_{J}$ = 25°C 3. I $_{SD}$ ≤ 4.5A, di/dt ≤ 200A/μs, V $_{DD}$ ≤ BV $_{DSS}$, Starting T $_{J}$ = 25°C 4. Pulse Test : Pulse width ≤ 300μs, Duty cycle ≤ 2% 5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

©2004 Fairchild Semiconductor Corporation Rev. B, June 2004

Typical Characteristics (Continued)





Figure 7. Breakdown Voltage Variation vs Temperature

Figure 8. On-Resistance Variation vs Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs Case Temperature






Figure 11. Transient Thermal Response Curve

©2004 Fairchild Semiconductor Corporation Rev. B, June 2004


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms









Body Diode Reverse Current



©2004 Fairchild Semiconductor Corporation





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST [®]	ISOPLANAR™	Power247™	SuperFET™
ActiveArray™	FASTr™	LittleFET™	PowerSaver™	SuperSOT™-3
Bottomless™	FPS™	MICROCOUPLER™	PowerTrench [®]	SuperSOT™-6
CoolFET™	FRFET™	MicroFET™	QFET [®]	SuperSOT™-8
CROSSVOLT™	GlobalOptoisolator™	MicroPak™	QS™	SyncFET™
DOME™	GTO™	MICROWIRE™	QT Optoelectronics™	TinyLogic [®]
EcoSPARK™	HiSeC™	MSX™	Quiet Series™	TINYOPTO™
E ² CMOS™	I ² C™	MSXPro™	RapidConfigure™	TruTranslation™
EnSigna™	i-Lo™	OCX™	RapidConnect™	UHC™
FACT™	ImpliedDisconnect™	OCXPro™	μSerDes™	UltraFET [®]
FACT Quiet Series™		OPTOLOGIC [®]	SILENT SWITCHER®	VCX™
Across the board. Are	ound the world.™	OPTOPLANAR™	SMART START™	
The Power Franchise	e [®]	PACMAN™	SPM™	
Programmable Active	e Droop™	POP™	Stealth™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2004 Fairchild Semiconductor Corporation Rev. I11

Search:

Go

Home >> Find products >>

FQD6N50C

500V N-Channel Advance Q-FET C-Series

Contents

General description

Qualification Support

- Features
- Product status/pricing/packaging
- Order Samples

General description

These N-Channel enhancement mode power field effect ransistors are produced using Fairchild.s proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology.

BUY

Datasheet Download this datasheet



e-mail this datasheet



This page Print version

Related Links

Request samples

How to order products

Product Change Notices (PCNs)

Support

Sales support

Quality and reliability

Design center

back to top

Features

- 4.5A, 500V, $R_{DS(on)} = 1.2\Omega @V_{GS} = 10V$
- Low gate charge (typical 19nC)
- Low Crss (typical 15pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

back to top

Product status/pricing/packaging



	Product	Product status	Pb-free Status	Pricing*	Package type	Leads	Packing method	Package Marking Convention**
ı								

FQD6N50CTF	Full Production	Full Production	\$0.90	TO-252(DPAK)	2	TAPE REEL	Line 1: &3 (3-Digit Date Code)
FQD6N50CTM	Full Production	Full Production	\$0.90	TO-252(DPAK)	2	TAPE REEL	Line 1: \$Y (Fairchild logo) & Z (Asm. Plant Code) &E& 3 (3-Digit Date Code) Line 2: FQD Line 3: 6N50C

^{*} Fairchild 1,000 piece Budgetary Pricing

** A sample button will appear if the part is available through Fairchild's on-line samples program. If there is no sample button, please contact a Fairchild distributor to obtain samples



Indicates product with Pb-free second-level interconnect. For more information click here.

Package marking information for product FQD6N50C is available. Click here for more information .

back to top

Qualification Support

Click on a product for detailed qualification data

Product
FQD6N50CTF
FQD6N50CTM

back to top

© 2007 Fairchild Semiconductor



Products | Design Center | Support | Company News | Investors | My Fairchild | Contact Us | Site Index | Privacy Policy | Site Terms & Conditions | Standard Terms & Conditions |