

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

# **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

# **Octal Bus Transceivers**

These octal bus transceivers are designed for asynchronous two-way communication between data buses. Control function implementation minimizes external timing requirements. These circuits allow data transmission from the A bus to B or from the B bus to A bus depending upon the logic level of the direction control (DIR) input. Enable input  $(\overline{G})$  can disable the device so that the buses are effectively isolated.

DEVICE	OUTPUT	LOGIC
LS640	3-State	Inverting
LS641	Open-Collector	True
LS642	Open-Collector	Inverting
LS645	3-State	True

#### **FUNCTION TABLE**

CONTROL INPUTS		OPERATION					
		LS640 LS642	LS641 LS645				
L	L	B data to A bus	B data to A bus				
L	Н	Ā data to B bus	A data to B bus				
Н	Х	Isolation	Isolation				

H = HIGH Level, L = LOW Level, X = Irrelevant

#### **GUARANTEED OPERATING RANGES** (SN74LS640, SN74LS645)

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>CC</sub>	Supply Voltage	4.75	5,0	5.25	V
T <sub>A</sub>	Operating Ambient Temperature Range	0	25	70	°C
I <sub>OH</sub>	Output Current - High	4.		-3.0	mA
	2	<b>5</b> .<		-15	mA
l <sub>OL</sub>	Output Current - Low			24	mA

### **GUARANTEED OPERATING RANGES** (SN74LS641, SN74LS642)

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>CC</sub>	Supply Voltage	4.75	5.0	5.25	V
T <sub>A</sub>	T <sub>A</sub> Operating Ambient Temperature Range		25	70	°C
V <sub>OH</sub>	V <sub>OH</sub> Output Voltage – High			5.5	V
I <sub>OL</sub>	Output Current – Low			24	mA



## ON Semiconductor™

http://onsemi.com

# LOW POWER SCHOTTKY


MARKING DIAGRAMS



ች ጥ ጥ ጥ ጥ ጥ ጥ ጥ ጥ ጥ SN74LS64xN AWLYYWW


PDIP-20 N SUFFIX CASE 738





SOIC-20 DW SUFFIX CASE 751D





SOEIAJ-20 M SUFFIX CASE 967

= 0, 1, 2, or 5 = 0, 1, or 2


= Assembly Location

WL = Wafer Lot Y, YY = Year WW = Work Week

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

CONNECTION DIAGRAMS DIP (TOP VIEW)



# SN74LS640 • [\$N74LS645

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits					
Symbol	Parame	eter	Min	Тур	Max	Unit	Test (	Conditions
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V <sub>IL</sub>	Input LOW Voltage				0.6	V	Guaranteed Input LOW Voltage for All Inputs	
V <sub>IK</sub>	Input Clamp Diode Vo	oltage		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	– 18 mA
V	Output HICH Voltage		2.4	3.4		V	V <sub>CC</sub> = MIN, I <sub>OH</sub> =	3.0 mA
V <sub>OH</sub>	Output HIGH Voltage		2.0			V	V <sub>CC</sub> = MIN, I <sub>OH</sub> =	MAX
				0.25	0.4	V		$V_{CC} = V_{CC} MIN,$
$V_{OL}$	Output LOW Voltage			0.35	0.5	V	I <sub>OL</sub> = 24 mA	$V_{IN} = V_{IL}$ or $V_{IH}$ per Truth Table
lozH	Output Off Current HI	GH			20	μА	V <sub>CC</sub> = MAX, V <sub>OU</sub>	<sub>T</sub> = 2.7 V
l <sub>OZL</sub>	Output Off Current LC	)W			-400	μА	V <sub>CC</sub> = MAX, V <sub>OU</sub>	<sub>T</sub> = 0.4 V
		A or B, DIR or $\overline{G}$			20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 2.7 V
I <sub>IH</sub>	Input HIGH Current	DIR or G			0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 7.0 V
		A or B	•		0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 5.5 V
I <sub>IL</sub>	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 0.4 V
I <sub>OS</sub>	Output Short Circuit C	Current (Note 1)	-40		-225	mA	V <sub>CC</sub> = MAX	0),
_	Power Supply Current Total Output HIGH				70		CORT	
I <sub>CC</sub>	Total, Output LOW				90	mA	V <sub>CC</sub> = MAX	
	Total at HIGH Z				95			

Not more than one output should be shorted at a time, nor for more than 1 second.

# AC CHARACTERISTICS (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0 V)

			Limits						
			LS640			LS645	),		
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A to B	Ċ	6.0 8.0	10 15	7	8.0 11	15 15	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay B to A		6.0 8.0	10 15		8.0 11	15 15	ns	C <sub>L</sub> = 45 pF,
t <sub>PZL</sub> t <sub>PZH</sub>	Output Enable Time G, DIR to A		31 23	40 40		31 26	40 40	ns	$R_L = 667 \Omega$
t <sub>PZL</sub> t <sub>PZH</sub>	Output Enable Time G, DIR to B	5	31 23	40 40		31 26	40 40	ns	
t <sub>PLZ</sub> t <sub>PHZ</sub>	Output Disable Time G, DIR to A		15 15	25 25		15 15	25 25	ns	C <sub>1</sub> = 5.0 pF
t <sub>PLZ</sub> t <sub>PHZ</sub>	Output Disable Time G, DIR to B		15 15	25 25		15 15	25 25	ns	O <sub>L</sub> = 3.0 μ

### SN74LS641 • SN74LS642

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

		Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Tes	t Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0			V	Guaranteed Inpu All Inputs	t HIGH Voltage for
V <sub>IL</sub>	Input LOW Voltage			0.6	V	Guaranteed Inpu All Inputs	t LOW Voltage for
V <sub>IK</sub>	Input Clamp Diode Voltage		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	–18 mA
I <sub>OH</sub>	Output HIGH Current			100	μΑ	V <sub>CC</sub> = MIN, V <sub>OH</sub> = MAX	
V	Output LOW/ Voltage		0.25	0.4	V	I <sub>OL</sub> = 12 mA	$V_{CC} = V_{CC} MIN,$
V <sub>OL</sub>	Output LOW Voltage		0.35	0.5	V	I <sub>OL</sub> = 24 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
	Input HIGH Current			20	μΑ	$V_{CC} = MAX, V_{IN}$	= 2.7 V
I <sub>IH</sub>	Input HIGH Current			-0.1	mA	$V_{CC} = MAX, V_{IN}$	= 7.0 V
I <sub>IL</sub>	Input LOW Current			-0.4	mA	$V_{CC} = MAX, V_{IN}$	= 0.4 V
	Power Supply Current Total, Output HIGH			70	•	Vcc = MAX	
Icc	Total, Output LOW			90	mA	V <sub>CC</sub> = MAX	OF
	Total at HIGH Z			95		(°, °O) \	

#### AC CHARACTERISTICS (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0 V)

			Limits						
			LS641			LS642			
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Unit	<b>Test Conditions</b>
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, A to B		17 16	25 25		19 14	25 25	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, B to A		17 16	25 25		19 14	25 25	ns	C <sub>L</sub> = 45 pF,
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, G, DIR to A	JIG	23 34	40 50		26 43	40 60	ns	$R_L = 667 \Omega$
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, G, DIR to B		25 37	40 50		28 39	40 60	ns	
	PIERSE	EPP	KS)						


#### **DEVICE ORDERING INFORMATION**

Device Order Number	Package Type	Tape and Reel Size
SN74LS640N	PDIP-20	1440 Units/Box
SN74LS640DW	SOIC-WIDE	2500/Tape and Reel
SN74LS640DWR2	SOIC-WIDE	2500/Tape and Reel
SN74LS640M	SOEIAJ-20	See Note 2
SN74LS640MEL	SOEIAJ-20	See Note 2
SN74LS641N	PDIP-20	1440 Units/Box
SN74LS641DW	SOIC-WIDE	2500/Tape and Reel
SN74LS641DWR2	SOIC-WIDE	2500/Tape and Reel
SN74LS641M	SOEIAJ-20	See Note 2
SN74LS641MEL	SOEIAJ-20	See Note 2
SN74LS642N	PDIP-20	1440 Units/Box
SN74LS642DW	SOIC-WIDE	2500/Tape and Reel
SN74LS642DWR2	SOIC-WIDE	2500/Tape and Reel
SN74LS642M	SOEIAJ-20	See Note 2
SN74LS642MEL	SOEIAJ-20	See Note 2
SN74LS645N	PDIP-20	1440 Units/Box

<sup>2.</sup> For ordering information on the EIAJ version of the SOIC package, please contact your local ON Semiconductor representative.

#### PACKAGE DIMENSIONS






#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI
- 1. DIMENSIONING AND TOLERANCING FER AL Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD
- FLASH.

	INC	HES	MILLIN	ETERS		
DIM	MIN	MAX	MIN	MAX		
Α	1.010	1.070	25.66	27.17		
В	0.240	0.260	6.10	6.60		
C	0.150	0.180	3.81	4.57		
D	0.015	0.022	0.39	0.55		
E	0.050	BSC	1.27 BSC			
F	0.050	0.070	1.27	1.77		
G	0.100	BSC	2.54	BSC		
J	0.008	0.015	0.21	0.38		
K	0.110	0.140	2.80	3.55		
Ĺ	0.300	BSC	7.62	BSC		
M	0°	15°	0°	15°		
N	0.020	0.040	0.51	1.01		

#### PACKAGE DIMENSIONS

#### **D SUFFIX** PLASTIC SOIC PACKAGE CASE 751D-05 **ISSUE F**




- NOTES:
  1. DIMENSIONS ARE IN MILLIMETERS.
  2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
  - MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL
  BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.


	MILLIMETERS						
DIM	MIN	MAX					
Α	2.35	2.65					
A1	0.10	0.25					
В	0.35	0.49					
С	0.23	0.32					
D	12.65	12.95					
E	7.40	7.60					
е	1.27	BSC					
Η ⁴	10.05	10.55					
h	0.25	0.75					
al)	0.50	0.90					
θ	0 °	7°					


#### PACKAGE DIMENSIONS


#### **M SUFFIX**

SOEIAJ PACKAGE CASE 967-01 ISSUE O









#### NOTES

- DIMENSIONING AND TOLERANCING PER ANSI
  Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE
- TERMINAL NUMBERS ARE SHOWN FOR

  REFERENCE ONLY
- REFERENCE ONLY.

  5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT, MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIÑ	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4	2.05		0.081	
A₁_	0.05	0.20	0.002	0.008	
b	0.35	0.50	0.014	0.020	
c	0.18	0.27	0.007	0.011	
D	12.35	12.80	0.486	0.504	
E	5.10	5.45	0.201	0.215	
e 👝	1.27	BSC	0.050 BSC		
HE	7.40	8.20	0.291	0.323	
	0.50	0.85	0.020	0.033	
LE	1.10	1.50	0.043	0.059	
M	0 °	10 °	0°	10 °	
$Q_1$	0.70	0.90	0.028	0.035	
Z	-	0.81		0.032	

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative