


### 30V N-Channel PowerTrench<sup>®</sup> SyncFET<sup>™</sup>

### **General Description**

The FDD6690S is designed to replace a single MOSFET and Schottky diode in synchronous DC:DC power supplies. This 30V MOSFET is designed to maximize power conversion efficiency, providing a low  $R_{DS(ON)}$  and low gate charge. The FDD6690S includes an integrated Schottky diode using Fairchild's monolithic SyncFET technology. The performance of the FDD6690S as the low-side switch in a synchronous rectifier is indistinguishable from the performance of the FDD6690A in parallel with a Schottky diode.


### Applications

- DC/DC converter
- Motor Drives



### Features

- 40 A, 30 V  $R_{DS(ON)} = 16 \text{ m}\Omega @ V_{GS} = 10 \text{ V}$  $R_{DS(ON)} = 24 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$
- Includes SyncFET Schottky body diode
- Low gate charge (17nC typical)
- High performance trench technology for extremely low  $R_{\text{DS}(\text{ON})}$
- High power and current handling capability



### Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage		30	V
V <sub>GSS</sub>	Gate-Source Voltage		±20	V
I <sub>D</sub>	Drain Current – Continuous	(Note 3)	40	А
	– Pulsed	(Note 1a)	100	
P <sub>D</sub>	Power Dissipation	(Note 1)	50	W
		(Note 1a)	2.8	
		(Note 1b)	1.3	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperat	ure Range	-55 to +150	°C
Therma	I Characteristics			
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note		2.5	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)		45	°C/W
R <sub>eJA</sub>	Thermal Resistance, Junction-to-Ambient	(Note 1b)	96	°C/W


### Package Marking and Ordering Information


Device Mar	king	Device	Reel Size	Tape width	Quantity
FDD6690	)S	FDD6690S	13"	16mm	2500 units
		•			

©2001 Fairchild Semiconductor Corporation

	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-Sc	ource Avalanche Ratings (Note	≥ 2)	•	•	•	
N <sub>DSS</sub>	Drain-Source Avalanche Energy	Single Pulse, $V_{DD} = 15 \text{ V}$ , $I_D = 14 \text{ A}$			245	mJ
AR	Drain-Source Avalanche Current				14	Α
Off Char	acteristics					
BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	$V_{GS} = 0 V, I_{D} = 1 mA$	30			V
<u>ΔBV<sub>DSS</sub></u> ΔTj	Breakdown Voltage Temperature Coefficient	$I_D$ = 10 mA, Referenced to 25°C		19		mV/°C
DSS	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 24 \text{ V}, \qquad V_{\text{GS}} = 0 \text{ V}$			500	μΑ
GSSF	Gate-Body Leakage, Forward	$V_{GS} = 20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	nA
GSSR	Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V},  V_{DS} = 0 \text{ V}$			-100	nA
On Char	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 1 \text{ mA}$	1	2	3	V
$\Delta V_{GS(th)}$ $\Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = 10 mA, Referenced to 25°C		-3.3		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source	$V_{GS} = 10 \text{ V}, \qquad I_D = 10 \text{ A}$		10	16	mΩ
	On–Resistance	$V_{GS} = 4.5 V, I_D = 8 A$		15.5	24	
		$V_{GS}$ = 10 V, $I_D$ = 10 A, $T_J$ = 125°C		16	26	
I <sub>D(on)</sub>	On–State Drain Current	$V_{GS} = 10 \text{ V}, \qquad V_{DS} = 5 \text{ V}$	60	07		A
<b>g</b> fs	Forward Transconductance	$V_{DS} = 15 V$ , $I_D = 10 A$		27		S
Dynamic	Characteristics	T	•	1	1	1
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 15 V$ , $V_{GS} = 0 V$ ,		2010		pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz		526		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			186		pF
Switchin	g Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn–On Delay Time			10	18	ns
t <sub>r</sub>	Turn–On Rise Time	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		10	18	ns
t <sub>d(off)</sub>	Turn–Off Delay Time			34	55	ns
t <sub>f</sub>	Turn–Off Fall Time			14	23	ns
Qg	Total Gate Charge	$V_{DS} = 15 V$ , $I_D = 10 A$ ,		17	24	nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>GS</sub> = 10 V		6.2		nC
Q <sub>gd</sub>	Gate–Drain Charge			5.5		nC
Drain-Se	ource Diode Characteristics					
	Drain–Source Diode Forward Voltage	$ \begin{array}{ll} V_{GS} = 0 \ V, & I_S = 3.5 \ A & (\text{Note 2}) \\ V_{GS} = 0 \ V, & I_S = 7 \ A & (\text{Note 2}) \end{array} $		0.49 0.56	0.7	V
V <sub>SD</sub>		I <sub>F</sub> = 3.5 A,		20		nS
V <sub>SD</sub>	Diode Reverse Recovery Time	ip olovių				

<ul> <li>a) R<sub>VAR</sub> = 45°C/W when mounted on a thin<sup>2</sup> paid 12 oc copper</li> <li>b) R<sub>VAR</sub> = 96°C/W when mounted on a minimum paid.</li> <li>c) R<sub>VAR</sub> = 96°C/W when mounted on a minimum paid.</li> <li>c) R<sub>VAR</sub> = 96°C/W when mounted on a minimum paid.</li> <li>c) R<sub>VAR</sub> = 96°C/W when mounted on a minimum paid.</li> <li>c) R<sub>VAR</sub> = 96°C/W when mounted on a minimum paid.</li> <li>c) R<sub>VAR</sub> = 96°C/W when mounted on a minimum paid.</li> <li>c) R<sub>VAR</sub> = 96°C/W when mounted on a minimum paid.</li> <li>c) R<sub>VAR</sub> = 96°C/W when mounted on a minimum paid.</li> <li>c) R<sub>VAR</sub> = 96°C/W when mounted on a minimum paid.</li> <li>c) R<sub>VAR</sub> = 96°C/W when mounted on a minimum paid.</li> <li>c) R<sub>VAR</sub> = 96°C/W when mounted minimum paid.</li></ul>	Electrical Characteri lotes: . $R_{\theta JA}$ is the sum of the junction-to-case and the drain pins. $R_{\theta JC}$ is guaranteed by design	<b>StiCS</b> $T_A = 25^{\circ}$ C unless otherwise noted case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of gn while $R_{BCA}$ is determined by the user's board design.	
2. Pulse Test: Pulse Width < 300 $\mu$ s, Duty Cycle < 2.0% 3. Maximum current is calculated as: $\sqrt{\frac{P_D}{R_{DS(ON)}}}$	=	a) R <sub>8JA</sub> = 45°C/W when mounted on a 1in <sup>2</sup> pad of 2 oz copper b R <sub>8JA</sub> = 96°C/W when mounted on a minimum pad.	
B. Maximum current is calculated as: $\sqrt{\frac{P_D}{R_{DS(ON)}}}$	cale 1 : 1 on letter size paper		
	. Pulse Test: Pulse Width < 300µs, Duty Cyc		
where P <sub>0</sub> is maximum power dissipation at T <sub>0</sub> = 25°C and R <sub>00000</sub> is at T <sub>40000</sub> and V <sub>00</sub> = 10V. Package current limitation is 21A	. Maximum current is calculated as:	$\sqrt{\frac{P_{D}}{R_{DS(ON)}}}$	






### Typical Characteristics (continued)


# SyncFET Schottky Body Diode Characteristics

Fairchild's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 12 shows the reverse recovery characteristic of the FDD6690S.



### Figure 12. FDD6690S SyncFET body diode reverse recovery characteristic.

For comparison purposes, Figure 13 shows the reverse recovery characteristics of the body diode of an equivalent size MOSFET produced without SyncFET (FDD6690A).



Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.




Figure 14. SyncFET body diode reverse leakage versus drain-source voltage and temperature.



### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DenseTrench™ DOME™ **EcoSPARK™** E<sup>2</sup>CMOS<sup>™</sup> EnSigna™ FACT™ FACT Quiet Series™ FAST ® FASTr™ FRFET™ GlobalOptoisolator<sup>™</sup> POP<sup>™</sup> GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

**OPTOLOGIC™** OPTOPLANAR™ PACMAN™ Power247™ PowerTrench<sup>®</sup> QFET™ QS™ QT Optoelectronics<sup>™</sup> Quiet Series<sup>™</sup> SILENT SWITCHER®

SMART START™ VCX™ STAR\*POWER™ Stealth™ SuperSOT<sup>™</sup>-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8 SyncFET™ TinyLogic™ TruTranslation<sup>™</sup> UHC™ UltraFET<sup>®</sup>

STAR\*POWER is used under license

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

**Definition of Terms** 

Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	In Design First Production Full Production