Product Preview TMOS E-FET ™ **High Energy Power FET** D²PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

This advanced high voltage TMOS E-FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.


- Avalanche Energy Capability Specified at Elevated Temperature
- Low Stored Gate Charge for Efficient Switching
- Lener che o Discrete • Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode
- Source-to-Drain Diode Recovery Time Comparable to Discrete Fast Recovery Diode



ON Semiconductor®

http://onsemi.com

TMOS POWER FET 3.0 AMPERES 600 VOLTS $R_{DS(on)} = 2.2 \Omega$



TMOS

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	600	Vdc
Drain-Gate Voltage (R _{GS} = 1.0 MΩ)	V _{DGR}	600	Vdc
Gate-Source Voltage — Continuous — Non-repetitive	V _{GS} V _{GSM}	±20 ±40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Pulsed	I _D I _D I _{DM}	3.0 2.4 14	Adc
Total Power Dissipation @ $T_C = 25^{\circ}C$ Derate above $25^{\circ}C$ Total Power Dissipation @ $T_A = 25^{\circ}C^{(1)}$	P _D	75 0.6 2.5	Watts W/°C Watts
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C

UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS (T_J < 150°C)

Single Pulse Drain-to-Source Avalanche Energy — T _J = 25°C — T _J = 100°C	W _{DSR} ⁽²⁾	290 46	mJ
Repetitive Pulse Drain-to-Source Avalanche Energy	W _{DSR} ⁽³⁾	7.5	

ĊŇ

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient ⁽¹⁾		R _{0JA} 6	67 °C/W 2.5 50
Maximum Lead Temperature for Soldering Purpose	es, 1/8" from case for 10 seconds	T _L 2	60 °C
1) When surface mounted to an FR-4 board using the 2) $V_{DD} = 50$ V, $I_D = 3.0$ A 3) Pulse Width and frequency is limited by $T_J(max)$ as this document contains information on a product under developed the right to change or discontinue this product without notice E-FET and Designer's are trademarks of Motorola, Inc. TMC Preferred devices are Motorola recommended choices for full the trademark of the tra	and thermal response elopment. Motorola reserves DS is a registered trademark of Motorola, Inc. uture use and best overall value.	Month	

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					
Drain-to-Source Breakdown Voltage (V_{GS} = 0, I_D = 250 μ Adc)	V _{(BR)DSS}	600		_	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = 600 \text{ V}, V_{GS} = 0$) ($V_{DS} = 480 \text{ V}, V_{GS} = 0, T_J = 125^{\circ}\text{C}$)	I _{DSS}			10 100	μAdc
Gate-Body Leakage Current — Forward (V _{GSF} = 20 Vdc, V _{DS} = 0)	I _{GSSF}	—		100	nAdc
Gate-Body Leakage Current — Reverse (V_{GSR} = 20 Vdc, V_{DS} = 0)	I _{GSSR}	—		100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 250 \ \mu Adc)$ $(T_J = 125^{\circ}C)$	V _{GS(th)}	2.0 1.5		4.0 3.5	Vdc
Static Drain-to-Source On-Resistance (V_{GS} = 10 Vdc, I_D = 1.5 A)	R _{DS(on)}	—	2.1	2.2	Ohms
	V _{DS(on)}		20	9.0 7.5	Vdc
Forward Transconductance (V _{DS} = 15 Vdc, I _D = 1.5 A)	9 FS	1.5	S= .	—	mhos
DYNAMIC CHARACTERISTICS			~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		

DYNAMIC CHARACTERISTICS

DYNAMIC CHARACTERISTICS							
Input Capacitance			C _{iss}	0	770	—	pF
Output Capacitance	(V _E	_{DS} = 25 V, V _{GS} = 0, f = 1.0 MHz)	C _{oss}	5-2	105	—	
Transfer Capacitance			C _{rss}		19		
SWITCHING CHARACTERISTICS*							

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	5	t _{d(on)}	I	23	_	ns
Rise Time	$(V_{DD} = 300 \text{ V}, I_D \approx 3.0 \text{ A},$ By $= 100 \text{ O}, B_{D} = 12 \text{ O}$	tr	_	34	_	
Turn-Off Delay Time		t _{d(off)}	_	58	_	
Fall Time		t _f	_	35	_	
Total Gate Charge		Qg		28	31	nC
Gate-Source Charge	$(V_{DS} = 420 \text{ V}, I_D = 3.0 \text{ A}, V_{GS} = 10 \text{ V})$	Q _{gs}	_	5.0	_	
Gate-Drain Charge		Q _{gd}		17		

SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	CO. CK.	V _{SD}	_	_	1.4	Vdc	
Forward Turn-On Time	(I _S = 3.0 A, di/dt = 100 A/µs)	t _{on}	_	**	_	ns	
Reverse Recovery Time	SVOV	t _{rr}		400	_		
INTERNAL PACKAGE INDUCTANCE							


nΗ Internal Drain Inductance L_{d} (Measured from the contact screw on tab to center of die) 3.5 (Measured from the drain lead 0.25" from package to center of die) 4.5 ____ ____ L_{s} 7.5 Internal Source Inductance _____ ____ (Measured from the source lead 0.25" from package to source bond pad)

*Pulse Test: Pulse Width = 300 μ s, Duty Cycle \leq 2.0%.

** Limited by circuit inductance.

PACKAGE DIMENSIONS

CASE 418B-03 ISSUE C



ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use payers that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative