# Triacs

# **Silicon Bidirectional Thyristors**

Designed for high performance full–wave ac control applications where high noise immunity and high commutating di/dt are required.

### Features

- Blocking Voltage to 800 Volts
- On–State Current Rating of 8.0 Amperes RMS at 100°C
- Uniform Gate Trigger Currents in Three Quadrants
- High Immunity to  $dv/dt 250 V/\mu s$  minimum at  $125^{\circ}C$
- Minimizes Snubber Networks for Protection
- Industry Standard TO-220 Package
- High Commutating di/dt 6.5 A/ms minimum at 125°C
- These Devices are Pb-Free and are RoHS Compliant\*

### **MAXIMUM RATINGS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

Characteristic	Symbol	Value	Unit
Peak Repetitive Off–State Voltage <sup>,</sup> (Note 1) ( $T_J = -40$ to 125°C, Sine Wave, 50 to 60 Hz, Gate Open)	V <sub>DRM,</sub> V <sub>RRM</sub>		V
MAC8DG MAC8MG MAC8NG		400 600 800	
On-State RMS Current, (Full Cycle Sine Wave, 60 Hz, T <sub>C</sub> = 100°C)	I <sub>T(RMS)</sub>	8.0	A
Peak Non-Repetitive Surge Current (One Full Cycle Sine Wave, 60 Hz, $T_J = 125^{\circ}C$ )	I <sub>TSM</sub>	80	A
Circuit Fusing Consideration (t = 8.3 ms)	l <sup>2</sup> t	26	A <sup>2</sup> s
Peak Gate Power (Pulse Width $\leq$ 1.0 $\mu$ s, T <sub>C</sub> = 80°C)	P <sub>GM</sub>	16	W
Average Gate Power (t = 8.3 ms, $T_C = 80^{\circ}C$ )	P <sub>G(AV)</sub>	0.35	W
Operating Junction Temperature Range	TJ	-40 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-40 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

 V<sub>DRM</sub> and V<sub>RRM</sub> for all types can be applied on a continuous basis. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.




## **ON Semiconductor®**

www.onsemi.com







A = Assembly Location (Optional)\* Y = Year

WW = Work Week

G = Pb–Free Package

\* The Assembly Location code (A) is optional. In cases where the Assembly Location is stamped on the package the assembly code may be blank.

	PIN ASSIGNMENT
1	Main Terminal 1
2	Main Terminal 2
3	Gate
4	Main Terminal 2

#### ORDERING INFORMATION

Device	Package	Shipping
MAC8DG	TO-220 (Pb-Free)	50 Units / Rail
MAC8MG	TO-220 (Pb-Free)	50 Units / Rail
MAC8NG	TO-220 (Pb-Free)	50 Units / Rail

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case	$R_{ extsf{ heta}JC}$	2.2	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\thetaJA}$	62.5	°C/W
Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 10 Seconds	ΤL	260	°C


#### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted; Electricals apply in both directions)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					
Peak Repetitive Blocking Current (V <sub>D</sub> = Rated V <sub>DRM</sub> , V <sub>RRM</sub> ; Gate Open) $T_J = 25^{\circ}C$ $T_J = 125^{\circ}C$		-	-	0.01 2.0	mA
ON CHARACTERISTICS					
Peak On-State Voltage (Note 2), ( $I_{TM} = \pm 11 \text{ A Peak}$ )	V <sub>TM</sub>	-	1.2	1.6	V
Gate Trigger Current (Continuous DC) ( $V_D = 12 V$ , $R_L = 100 \Omega$ ) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-)	I <sub>GT</sub>	5.0 5.0 5.0	13 16 18	35 35 35	mA
Holding Current, ( $V_D$ = 12 V, Gate Open, Initiating Current = ±150 mA)		_	20	40	mA
Latching Current (V <sub>D</sub> = 24 V, I <sub>G</sub> = 35 mA), MT2(+), G(+); MT2(-), G(-) MT2(+), G(-)			20 30	50 80	mA
Gate Trigger Voltage ( $V_D = 12 V, R_L = 100 \Omega$ ) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-)	V <sub>GT</sub>	0.5 0.5 0.5	0.69 0.77 0.72	1.5 1.5 1.5	V
Gate Non–Trigger Voltage (V <sub>D</sub> = 12 V, R <sub>L</sub> = 100 Ω, T <sub>J</sub> = 125°C) MT2(+), G(+); MT2(+), G(-); MT2(-), G(-)		0.2	_	_	V
DYNAMIC CHARACTERISTICS					
Rate of Change of Commutating Current See Figure 10.(V <sub>D</sub> = 400 V, I <sub>TM</sub> = 4.4 A, Commutating dv/dt = 18 V/ $\mu$ s,Gate Open, T <sub>J</sub> = 125°C, f = 250 Hz, No Snubber) C <sub>L</sub> = 10 $\mu$ F L <sub>L</sub> = 40 mH	(di/dt) <sub>c</sub>	6.5	_	-	A/ms
Critical Rate of Rise of Off-State Voltage (V <sub>D</sub> = Rated V <sub>DRM</sub> , Exponential Waveform, Gate Open, $T_J$ = 125°C)	dv/dt	250	-	-	V/µs

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 2. Indicates Pulse Test: Pulse Width  $\leq$  2.0 ms, Duty Cycle  $\leq$  2%.

### Voltage Current Characteristic of Triacs (Bidirectional Device)

Symbol	Parameter
V <sub>DRM</sub>	Peak Repetitive Forward Off State Voltage
I <sub>DRM</sub>	Peak Forward Blocking Current
V <sub>RRM</sub>	Peak Repetitive Reverse Off State Voltage
I <sub>RRM</sub>	Peak Reverse Blocking Current
$V_{TM}$	Maximum On State Voltage
Ι <sub>Η</sub>	Holding Current





#### MT2 POSITIVE (Positive Half Cycle) (+) MT2 (+) MT2 Quadrant II (+) I<sub>GT</sub> Quadrant I (–) I<sub>GT</sub> 0 o **ф** МТ1 **ф** МТ1 --REF REF I<sub>GT</sub> + I<sub>GT</sub> (-) MT2 (-) MT2 Quadrant III **Quadrant IV** (+) I<sub>GT</sub> GATE (–) I<sub>GT</sub> GATE 0 0 MT1 **ф** МТ1 Ξ Ξ REF REF MT2 NEGATIVE (Negative Half Cycle)

### **Quadrant Definitions for a Triac**

All polarities are referenced to MT1.

With in-phase signals (using standard AC lines) quadrants I and III are used.






Note: Component values are for verification of rated (di/dt)<sub>c</sub>. See AN1048 for additional information.



#### PACKAGE DIMENSIONS

TO-220 CASE 221A-09 **ISSUE AH** 



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED. 3

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.415	9.66	10.53
С	0.160	0.190	4.07	4.83
D	0.025	0.038	0.64	0.96
F	0.142	0.161	3.61	4.09
G	0.095	0.105	2.42	2.66
н	0.110	0.161	2.80	4.10
J	0.014	0.024	0.36	0.61
κ	0.500	0.562	12.70	14.27
Г	0.045	0.060	1.15	1.52
Ν	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
Т	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
۷	0.045		1.15	
Z		0.080		2.04

STYLE 4: PIN 1. MAIN TERMINAL 1 MAIN TERMINAL 2 2. 3. GATE MAIN TERMINAL 2 Λ

ON Semiconductor and the 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other industries, Ltc (SoLLC product) of its substants in the United States and/or other Countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other industries, Ltc (SoLLC) of its substants in the United States and/or other Countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other industries, Ltc (SoLLC) of its substants in the United States and/or other Countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other industries, Ltc (SoLLC) of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or other, sustain life, or for any data and other survival or authorized for use a component is number to survival into the body or other applications. or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative