40085B/74C85/54C85

4-BIT MAGNITUDE COMPARATOR

DESCRIPTION – The 40085B is a 4-Bit Magnitude Comparator which compares two 4-bit words (A, B), each word having four Parallel Inputs (A₀-A₃,B₀-B₃); A₃,B₃ being the most significant inputs. Operation is not restricted to binary codes, the device will work with any monotonic code. Three Outputs are provided: "A greater than B" (O_{A>B}), "A less than B" (O_{A<B}), "A equal to B" (O_{A=B}). Three Expander Inputs, I_{A>B}, I_{A<B}, I_{A=B}, allow cascading without external gates. For proper compare operation the Expander Inputs to the least significant position must be connected as follows: I_{A<B} = I_A>B = L, I_{A=B} = H. For serial (ripple) expansion, the O_{A>B}, O_{A<B} and O_{A=B} Outputs are connected respectively to the I_{A>B}, I_{A<B}, and I_{A=B} inputs of the next most significant comparator, as shown in Figure 1. Refer to Applications section of data sheet for high speed method of comparing large words.

The Truth Table on the following page describes the operation of the 40085B under all possible logic conditions. The upper 11 lines describe the normal operation under all conditions that will occur in a single device or in a series expansion scheme. The lower five lines describe the operation under abnormal conditions on the cascading inputs. These conditions occur when the parallel expansion technique is used.

The 40085B is a direct replacement for the 74C85/54C85.

- EASILY EXPANDABLE
- BINARY OR BCD COMPARISON
- O_{A>B}, O_{A<B}, AND O_{A=B} OUTPUTS AVAILABLE

PIN NAMES

A₀-A₃ B₀-B₃ Word A Parallel Inputs
Word B Parallel Inputs

1A>B, 1A<B, 1A=B


Expander Inputs

A>B, A<B, A=E


A Greater than B Output

O_A<B

A Less than B Output A Equal to B Output



CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

TRUTH TABLE

С	OMPARI	NG INPL	JTS	C	ASCADIN INPUTS		OUTPUTS			
A3,B3	A ₂ ,B ₂	A1,B1	A ₀ ,B ₀	I _{A>B}	IA>B IA <b ia="</th"><th>O_{A>B}</th><th>o_{A<b< sub=""></b<>}</th><th colspan="2">o_{A≃B}</th>		O _{A>B}	o _{A<b< sub=""></b<>}	o _{A≃B}	
A ₃ >B ₃	X	X	X	х	Х	Х	Н	L	L	
A3 <b3< td=""><td>Х</td><td>X</td><td>×</td><td>x</td><td>X</td><td>X</td><td>L</td><td>н</td><td>L</td></b3<>	Х	X	×	x	X	X	L	н	L	
A3=B3	A ₂ >B ₂	×	×	×	×	X	н	L	L	
A3≈B3	A ₂ <b<sub>2</b<sub>	×	×	x	×	x	L	н	L	
A3=B3	A2=B2	A1>B1	x	x	×	x	н	L	L	
A3≈B3	A2=B2	A1 <b1< td=""><td>×</td><td>×</td><td>×</td><td>х</td><td>L</td><td>н</td><td>L</td></b1<>	×	×	×	х	L	н	L	
A3=B3	A2=B2	A1=B1	A ₀ >B ₀	X	×	х	н	L	L	
A3=B3	A2=B2	A1=B1	$A_0 < B_0$	Х	×	х	L	н	L	
A3=B3	A2=B2	A1≈B1	A ₀ =B ₀	н	L	L	н	Ļ	L	
A3=B3	$A_2=B_2$	A1=B1	A ₀ =B ₀	L	н	L	L	н	L	
A3≈B3	$A_2=B_2$	A ₁ =B ₁	A ₀ =B ₀	L	L	н	L	L	н	
A3=B3	A ₂ =B ₂	A1≃B1	A ₀ =B ₀	L	н	н	L	н	н	
A3=B3	A2=B2	A1=B1	A ₀ =B ₀	Н	L	н	н	L	н	
A3=B3	A ₂ =B ₂	A ₁ =B ₁	A ₀ =B ₀	н	н	н	н	н	н	
A3=B3	A2=B2	A ₁ =B ₁	A ₀ ≃B ₀	н	Н	L	н	Н	L	
A3=B3	A2=B2	A ₁ =B ₁	A ₀ =B ₀	L	L	L	L	Ļ	L	

HIGH Level L = LOW Level Don't Care

DC CHARACTERISTICS: V_{DD} as shown, $V_{SS} = 0$ V (See Note 1)

	PARAMETER		LIMITS												
SYMBOL			V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 15 V			UNITS	TEMP	TEST CONDITIONS			
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX				
I _{DD}	Quiescent Power Supply Current	xc			20			40			80	μА	MIN, 25°C		
					150			300	'		600		MAX	All inputs at	
					5			10			20		MIN, 25°C	0 V or VDD	
					150]		300			600	μΑ	MAX		


AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V_{DD} as shown, V_{SS} = 0 V, T_A = 25°C (See Note 2)


SYMBOL		L.	_		UNITS	TEST CONDITIONS						
	PARAMETER	V _{DD} = 5 V					V _{DD} ≈ 10 V			V _{DD} = 15V		
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	1	
^t PLH	Propagation Delay,		180	335		70	140		50	112		
^t PHL	An or Bn to any Output		180	335		70	140		50	112	ns	C ₁ ≈ 50 pF,
tPLH	Propagation Delay,		135	275		55	120		40	96	-	$R_1 = 200 \text{ k}\Omega$
^t PHL	Any I to any Output	1	135	275		55	120		40	96	ns	Input Transition
^t TLH	Output Transition Time		60	135		30	70		20	45		Times ≤ 20 ns
^t THL	Output Hansition Hille		60	135		30	70		20	45	ns	


Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


7


TYPICAL ELECTRICAL CHARACTERISTICS











APPLICATIONS




Fig. 1, COMPARING TWO n-BIT WORDS

Figure 2 shows a high speed method of comparing two 24-bit words with only two levels of device delay. With the technique shown in Figure 1, six levels of device delay result when comparing two 24-bit words. The parallel technique can be expanded to any number of bits, see Table 1.

TABLE I

WORD LENGTH	NUMBER OF PKGS.
1-4 Bits	1
5-24 Bits	2 - 6
25-120 Bits	8 - 31

NOTE:

The F40085 can be used as a 5-bit comparator only when the outputs are used to drive the $A_0\text{-}A_3$ and $B_0\text{-}B_3$ inputs of another 400858 as shown in Figure 2 in positions #1, 2,3, and 4.




Fig. 2. COMPARISON OF TWO 24-BIT WORDS