

ON Semiconductor®

NDP6020P / NDB6020P P-Channel Logic Level Enhancement Mode Field Effect Transistor

General Description

These logic level P-Channel enhancement mode power field effect transistors are produced using ON Semiconductor's proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as automotive, DC/DC converters, PWM motor controls, and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features


- -24 A, -20 V. $R_{DS(ON)} = 0.05 \Omega @ V_{GS} = -4.5 V.$ $R_{DS(ON)} = 0.07\Omega @ V_{GS} = -2.7 V.$ $R_{DS(ON)} = 0.075 \Omega @ V_{GS} = -2.5 V.$
- Critical DC electrical parameters specified at elevated temperature.
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor.
- 175°C maximum junction temperature rating.
- High density cell design for extremely low R_{DS(ON)}.
- TO 20 and TO-263 (D²PAK) package for both through hole and surface in ount applications.




Symbol	Parameter	NDP6020P	NDB6020P	Units
V _{DSS}	Drain-Source Voltage	-20		V
/ _{GSS}	Gate-Source Voltage - Continuous	±8		V
5	Drain Current - Continuous	-24		А
	- Pulsed	-70		
)	Total Power Dissipation @ $T_c = 25^{\circ}C$	60		W
	Derate above 25°C	0.4		W/°C
Γ _J ,T _{stg}	Operating and Storage Temperature Range	-65 to 1	75	°C


Symbol	Parameter	Conditions		Min	Тур	Max	Units
OFF CH/	ARACTERISTICS						
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = -250 \mu\text{A}$		-20			V
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -16 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$				-1	μA
			T _{.1} = 55°C			-10	μA
	Gate - Body Leakage, Forward	$V_{GS} = 8 V, V_{DS} = 0 V$				100	nA
	Gate - Body Leakage, Reverse	$V_{GS} = -8 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$				-100	nA
	RACTERISTICS (Note 1)						
V _{GS(th)}	Gate Threshold Voltage	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = -250 \mu {\rm A}$		-0.4	-0.7	-1	V
			T _J = 125°C	-0.3	-0.56	-0.7	
R _{DS(ON)}	Static Drain-Source On-Resistance	$V_{GS} = -4.5 \text{ V}, I_{D} = -12 \text{ A}$			0.041	0.05	Ω
			T _J = 125°C		0.06	0.08	
R _{DS(ON)}	Static Drain-Source On-Resistance	$V_{GS} = -2.7 \text{ V}, I_{D} = -10 \text{ A}$			0.059	0.07	
R _{DS(ON)}	Static Drain-Source On-Resistance	$V_{GS} = -2.5 \text{ V}, I_{D} = -10 \text{ A}$			0.064	0.075	
D(on)	On-State Drain Current	$V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$		-24			Α
9 _{FS}	Forward Transconductance	$V_{\rm DS} = -5 \text{ V}, \text{ I}_{\rm D} = -12 \text{ A}$			14		S
DYNAMI	C CHARACTERISTICS		4. 9		7		
C _{iss}	Input Capacitance	$V_{DS} = -10 V, V_{GS} = 0 V,$ f = 1.0 MHz			1590		pF
C _{oss}	Output Capacitance	t = 1.0 MHz			725		pF
C _{rss}	Reverse Transfer Capacitance				215		pF
SWITCHI	NG CHARACTERISTICS (Note 1)		0 20				
t _{D(on)}	Turn - On Delay Time	$V_{DD} = -20 V, 1_{D} = -3 A,$	191		15	30	nS
t,	Turn - On Rise Time	$V_{DD} = -20 V, 1_{D} = -3 A,$ $V_{GS} = -5 V, R_{GEN} = 6 \Omega$	A.		27	60	nS
t _{D(off)}	Turn - Off Delay Time		0		120	250	nS
 t _f	Turn - Off Fall Time				70	150	nS
т Q _g	Total Gate Charge	$V_{ro} = 10 V_{r}$			25	35	nC
Q _{gs}	Gate-Source Charge	$V_{DS} = 10$ V, $I_{D} = -24$ A, $V_{GS} = -5$ V			5		nC
Q _{gd}	Gate-Drain Charge				10		nC
	Platen	RHEST					

DRAIN-S		Conditions	Min	Тур	Max	Units
	OURCE DIODE CHARACTERISTICS	-	ı		•	
-	Maximum Continuous Drain-Source Diode	e Forward Current			-24	Α
SM	Maximum Pulsed Drain-Source Diode For			1	-80	А
/ _{sd}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = -12 \text{ A} (\text{Note 1})$		-1.1	-1.3	V
r	Reverse Recovery Time	$V_{GS} = 0 V, I_F = -24 A,$ - dI_F/dt = 100 A/µs		60		ns
т	Reverse Recovery Current	$-dI_{\rm F}/dt = 100 \text{A/}\mu\text{s}$		-1.7		А
	L CHARACTERISTICS					
	Thermal Resistance, Junction-to-Case				2.5	°C/W
θJC	Thermal Resistance, Junction-to-Ambient				62.5	°C/W
AL					02.5	0/11
	C		FORMATI			



www.onsemi.com 4







ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor "Typical" parameters which may be provided in ON Semiconductor dates sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly ori indirectly, any claim of personal injury or death

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative