# LC87F83P7PA LC87F83P7PAU



## CMOSIC 8-bit ETR Microcontroller

FROM 256K byte, RAM 12K byte on-chip

#### Overview

The LC87F83P7PA/P7PAU is an 8-bit ETR microcomputer that, centered around a CPU running at a minimum bus cycle time of 74.07 ns, integrate on a single chip a number of hardware features such as 256K-byte flash ROM (onboard rewritable), 12K-byte RAM, Onchip debugging, direct control of necessary CD mechanism and CD-DSP for car audio, in the radio reception, the on-chip high-performance PLL circuit provides a high-speed Lock-Up circuit to search for alternative frequency of RDS in a short time, the ability to control the C/N characteristics of a local oscillator, and the high S/N through the direct PLL configuration, two sophisticated 16-bit timers/counters (may be divided into 8-bit timers), four 8-bit timers with a prescaler, a base timer serving as a time-of-day clock, two synchronous SIO ports (with automatic block transmission/reception capabilities), an asynchronous/synchronous SIO port, two UART ports (full duplex), four 12-bit PWM channels, an 8-bit 10-channel AD converter, a high-speed clock counter, a system clock frequency divider, and a 29-source 10-vector interrupt feature.

## Features

#### ■Flash ROM

- Single 5V power supply, on-board writeable
- Block erase in 512 byte units
- 262144 × 8 bits (LC87F83P7PA/P7PAU)

#### RAM

- 12288 × 9 bit (LC87F83P7PA/P7PAU)
- Minimum Bus Cycle Time
  - 74.07ns (13.5MHz)

Note: Bus cycle time indicates the speed to read ROM.

\* This product is licensed from Silicon Storage Technology, Inc. (USA).

■ Minimum Instruction Cycle Time (tCYC)

• 222ns (13.5MHz)

#### Ports

• Normal withstand voltage I/O ports

| Ports whose I/O direction can be designated in 1 bit unit | s: 57 (P1n, P2n, P30 to P35, P70 to P73, P8n, PBn, PCn, |
|---|---|
|   | SI2Pm, PWM0, PWM1, XT2, n=0 to 7, m=0 to 3)             |
| Ports whose I/O direction can be designated in 2 bit unit | s: 16 (PEn, PFn n=0 to 7)                               |
| Ports whose I/O direction can be designated in 4 bit unit | s: 8 (P0n n=0 to 7)                                     |
| <ul> <li>Normal withstand voltage input ports:</li> </ul> | 1 (XT1)   |
| Main charge pump output ports:                            | 1 (EO)  |
| • Sub charge pump output ports:                           | 1 (SUBPD)   |
| • AM local oscillator input ports:                        | 1 (AMIN)  |
| • FM local oscillator input ports:                        | 1 (FMIN)  |
| • High-speed, universal counter input ports:              | 1 (HCTR)  |
| • Universal counter input ports:                          | 1 (LCTR)  |
| • Internal low voltage output ports:                      | 1 (VREG)  |
| Dedicated oscillator ports:                               | 2 (CF1, CF2)  |
| • Reset pin:  | $1 (\overline{\text{RES}})$                             |
| • Digital power pins:                                     | 6 (V <sub>SS</sub> n, V <sub>DD</sub> n n=1, 2, 4)      |
| Analogue power pins:                                      | $2 (AV_{SS}, AV_{DD})$                                  |
|   |   |

#### Timers

• Timer 0: 16-bit programmable timer/counter with capture register

Mode 0: 8-bit programmable timer with an 8-bit programmable prescaler

- (with two 8-bit capture registers)  $\times$  2 channels
- Mode 1: 8-bit programmable timer with an 8-bit programmable prescaler
  - (with two 8-bit capture registers) + 8-bit programmable counter (with two 8-bit capture registers)
- Mode 2: 16-bit programmable timer with an 8-bit programmable prescaler
  - (with two 16-bit capture registers)

Mode 3: 16-bit programmable counter (with 2 16-bit capture registers)

- Timer 1: 16-bit programmable timer/counter that support PWM/ toggle output
  - Mode 0: 8-bit programmable timer with an 8-bit prescaler (with toggle outputs)
    - + 8-bit programmable timer/counter (with toggle outputs)
  - Mode 1: 8-bit PWM with an 8-bit prescaler  $\times$  2 channels
  - Mode 2: 16-bit programmable timer/counter with an 8-bit prescaler (with toggle outputs) (toggle outputs also from the lower-order 8 bits)
  - Mode 3: 16-bit programmable timer with an 8-bit prescaler (with toggle outputs)
    - (The lower-order 8 bits can be used as PWM.)
- Timer 4: 8-bit programmable timer with a 6-bit prescaler
- Timer 5: 8-bit programmable timer with a 6-bit prescaler
- Timer 6: 8-bit programmable timer with a 6-bit prescaler (with toggle outputs)
- Timer 7: 8-bit programmable timer with a 6-bit prescaler (with toggle outputs)
- Base timer
  - 1) The clock is selectable from the subclock (32.768kHz crystal oscillator), cycle clock (tCYC), and timer 0 prescaler output.
  - 2) Interrupts programmable in 5 different time schemes.

#### ■High speed clock counter

- 1) Can count clocks with a maximum clock rate of 20MHz
- (When High-speed clock counter is used, timer 0 cannot be used).
- 2) Can generate output real time.

SIO: 3 channels

- SIO 0: 8 bit synchronous serial interface
  - 1) LSB first/MSB first mode selectable
  - 2) Built-in 8-bit baudrate generator (4/3 to 512/3 tCYC transfer clock cycle)
  - 3) Automatic continuous data transmission (1 to 256 bits)
- SIO 1: 8 bit asynchronous/synchronous serial interface

Mode 0: Synchronous 8-bit serial I/O (2 to or 3 to wire configuration, 2 to 512 tCYC transfer clocks)

- Mode 1: Asynchronous serial I/O (Half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)
- Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)
- Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)
- SIO2: 8 bit synchronous serial interface
  - 1) LSB first mode
  - 2) Built-in 3-bit baudrate generator (4/3 to 512/3 tCYC transfer clock cycle)
  - 3) Automatic continuous data transmission (1 to 32 bytes)
- ■UART: 2 channels
  - 1) Full duplex
  - 2) 7/8/9 bit data bits selectable
  - 3) 1 stop bit (2 bits in continuous transmission mode)
  - 4) Built-in 8-bit baudrate generator (with baudrates of 16/3 to 8192/3 tCYC)
- AD Converter: 8 bits  $\times$  10 channels
- ■PWM: Multifrequency 12-bit PWM × 4 channels
- Remote control receiver noise filtering function (sharing pins with P73, INT3, and T0IN)
  - 1) Noise filter time constant selectable from 1 tCYC, 32 tCYC, and 128 tCYC
  - 2) The noise filtering function is available for the INT3, T0IN, or T0HCP signal at P73. When P73 is read with an instruction, the signal level at that pin is read regardless of the availability of the noise filtering function.
- ■Watchdog timer
  - External RC watchdog timer
  - Interrupt and reset signals selectable
- Interrupts
  - 29 sources, 10 vector addresses
    - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
    - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

| No. | Vector | Selectable Level | Interrupt signal                        |
|-----|--------|------------------|---|
| 1   | 00003H | X or L           | INTO                                    |
| 2   | 0000BH | X or L           | INT1                                    |
| 3   | 00013H | H or L           | INT2/T0L/INT4                           |
| 4   | 0001BH | H or L           | INT3/INT5/Base timer (BT0, 1)           |
| 5   | 00023H | H or L           | T0H/INT6                                |
| 6   | 0002BH | H or L           | T1L/T1H/INT7                            |
| 7   | 00033H | H or L           | SIO0/UART1 receive/UART2 receive        |
| 8   | 0003BH | H or L           | SIO1/SIO2/UART1 transmit/UART2 transmit |
| 9   | 00043H | H or L           | ADC/T6/T7/PWM4, PWM5                    |
| 10  | 0004BH | H or L           | Port 0/T4/T5/PWM0, PWM1                 |

• Priority levels X > H > L

- Of interrupts of the same level, the one with the smallest vector address takes precedence.
- The Base timers are two interrupt sources of BT0 and BT1, it is one interrupt source by PWM0 and 1, it is one interrupt source by PWM4 and 5.

#### ■Subroutine stack levels

• 6144 levels maximum (1/2 of capacity of RAM, the stack is allocated in RAM.)

■High-speed multiplication/division instructions

- 16 bits  $\times$  8 bits (5 tCYC execution time)
- 24 bits  $\times$  16 bits (12 tCYC execution time)
- 16 bits ÷ 8 bits (8 tCYC execution time)
- 24 bits ÷ 16 bits (12 tCYC execution time)

#### ■Oscillation circuits

- RC oscillator circuit (internal):
- Main XT crystal oscillator circuit:
- Sub XT crystal oscillator circuit:

For system clock For system clock with internal Rf and Rd

For time-of-day clock, for low-speed system clock with internal Rf

- Multifrequency RC oscillator circuit (internal): For system clock
- PLL circuit (internal):

■System clock divider function

- Can run on low current.
- The minimum instruction cycle selectable from 222ns, 444ns, 888ns, 1.78µs, 3.55µs, 7.10µs, 14.2µs, 28.4µs, and 56.8µs.

and external Rd

For AM/FM tuner

#### ■PLL block

- Twelve reference frequencies when main XT is 13.5MHz: 1kHz, 3kHz, 3.125kHz, 5kHz, 6.25kHz, 9kHz, 10kHz, 12.5kHz, 25kHz, 30kHz, 50kHz, and 100kHz
- Range of input frequency
  - 1) AMIN: 0.5 to 40MHz
  - 2) FMIN: 10 to 150MHz
  - 3) HCTR: 0.4 to 12MHz
  - 4) LCTR: 100 to 500kHz
- Supports dead zone control.
- Built-in unlock detection circuit.

#### ■Universal counter

• This 20-bit counter can be used for frequency measurement.

#### ■Standby function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
  - 1) Oscillation is not halted automatically.
  - 2) Canceled by system reset, detection VDET0 or occurrence of interrupt.
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
  - 1) The main XT crystal oscillators, RC, and sub XT crystal oscillators automatically stop operation.
  - 2) There are four ways of resetting the HOLD mode.
    - (1) Setting the Reset pin to the lower level.
    - (2) Voltage descent detection (VDET1)
    - (3) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level.
    - (4) Having an interrupt source established at port 0.
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer.
  - 1) The main XT crystal oscillators, and RC oscillators automatically stop operation.
  - 2) The state of crystal oscillation established when the HOLD mode is entered is retained.
  - 3) There are five ways of resetting the X'tal HOLD mode.
    - (1) Setting the Reset pin to the low level.
    - (2) Voltage descent detection (VDET0)
    - (3) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level.
    - (4) Having an interrupt source established at port 0.
    - (5) Having an interrupt source established in the base timer circuit.

#### Reset

- External reset
- Voltage descent detection (VDET0, VDET1) reset circuit (internal)

#### ■Onchip debugging function

- Permits software debugging with the test device installed on the target board.
- ■Shipping form
  - QIP100E (Lead Free Product)

#### ■Flash ROM version

- LC87F83P7PA
- LC87F83P7PAU (User writing)

|                           | Doromotor                               | Symbol              | Dina/Pomarka  | Conditions   |                     | Specification |     |                      |      |  |
|---------------------------|---|---------------------|---|--|---------------------|---------------|-----|----------------------|------|--|
|                           | Parameter                               | Symbol              | Pins/Remarks  | Conditions   | V <sub>DD</sub> [V] | min           | typ | max                  | unit |  |
|                           | ximum supply<br>tage                    | V <sub>DD</sub> max | V <sub>DD</sub> 1, V <sub>DD</sub> 2,<br>V <sub>DD</sub> 4, AV <sub>DD</sub>            | V <sub>DD</sub> 1=V <sub>DD</sub> 2=V <sub>DD</sub> 4<br>=AV <sub>DD</sub> |                     | -0.3          |     | +6.5                 |      |  |
| Inp                       | ut voltage                              | V <sub>I</sub> (1)  | CF1, XT1,<br>AMIN, FMIN,<br>HCTR, LCTR  |  |                     | -0.3          |     | V <sub>DD</sub> +0.3 |      |  |
| Input/Output<br>voltage   |   | V <sub>IO</sub> (1) | Ports 0, 1, 2<br>Ports 3, 7, 8<br>Ports B, C, E, F<br>SI2P0 to SI2P3<br>PWM0, PWM1, XT2 |  |                     | -0.3          |     | V <sub>DD</sub> +0.3 | V    |  |
| Ou                        | tput voltage                            | V <sub>O</sub> (1)  | EO, SUBPD   |  |                     | -0.3          |     | V <sub>DD</sub> +0.3 |      |  |
|                           | Peak output<br>current                  | IOPH(1)             | Ports 0, 1, 2, 3<br>Ports 71 to 73<br>Ports B, C, E, F<br>SI2P0 to SI2P3                | CMOS output select.<br>per 1 application pin.                              |                     | -10           |     |                      |      |  |
|                           |   | IOPH(2)             | PWM0, PWM1  | Per 1 application pin.   |                     | -20           |     |                      |      |  |
|                           |   | IOPH(3)             | EO, SUBPD   | Per 1 application pin.   |                     | -5            |     |                      |      |  |
|                           | Average<br>output current<br>(Note 1-1) | IOMH(1)             | Ports 0, 1, 2, 3<br>Ports 71 to 73<br>Ports B, C, E, F<br>SI2P0 to SI2P3                | CMOS output select.<br>per 1 application pin.                              |                     | -7.5          |     |                      |      |  |
| ant                       |   | IOMH(2)             | PWM0, PWM1  | Per 1 application pin.   |                     | -15           |     |                      |      |  |
| curre                     |   | IOMH(3)             | EO, SUBPD   | Per 1 application pin.   |                     | -3            |     |                      |      |  |
| put o                     | Total output                            | ΣIOAH(1)            | P71 to P73  | Total of all applicable pins   |                     | -25           |     |                      |      |  |
| High level output current | current                                 | ΣIOAH(2)            | PWM0, PWM1<br>SI2P0 to SI2P3  | Total of all applicable pins   |                     | -25           |     |                      | mA   |  |
| gh le                     |   | ΣIOAH(3)            | Ports 0   | Total of all applicable pins   |                     | -25           |     |                      |      |  |
| Ξ                         |   | ΣIOAH(4)            | Ports 0<br>PWM0, PWM1<br>SI2P0 to SI2P3   | Total of all applicable pins   |                     | -45           |     |                      |      |  |
|                           |   | ΣIOAH(5)            | Ports 2, 3, B   | Total of all applicable pins   |                     | -25           |     |                      |      |  |
|                           |   | ΣIOAH(6)            | Ports C   | Total of all applicable pins   |                     | -25           |     |                      | ]    |  |
|                           |   | ΣIOAH(7)            | Ports 2, 3, B, C  | Total of all applicable pins   |                     | -45           |     |                      | ]    |  |
|                           |   | ΣIOAH(8)            | Ports F   | Total of all applicable pins   |                     | -25           |     |                      | ]    |  |
|                           |   | ΣIOAH(9)            | Ports 1, E  | Total of all applicable pins   |                     | -25           |     |                      | ]    |  |
|                           |   | ΣIOAH(10)           | Ports 1, E, F   | Total of all applicable pins   |                     | -45           |     |                      | 1    |  |
|                           |   | ΣIOAH(11)           | EO, SUBPD   | Total of all applicable pins   |                     | -10           |     |                      | ]    |  |

## Absolute Maximum Ratings at Ta = $25^{\circ}$ C, V<sub>SS</sub>1 = V<sub>SS</sub>2 = V<sub>SS</sub>4 = AV<sub>SS</sub> = 0V

Note 1-1: Average output current is average of current in 100ms interval.

Continued on next page.

|                              | Developmenter                           | Ourseland. | Dina (Damardur  | Oracliticate                 |                     |     | Specific | ation |      |
|------------------------------|---|------------|---|------------------------------|---------------------|-----|----------|-------|------|
|                              | Parameter                               | Symbol     | Pins/Remarks  | Conditions                   | V <sub>DD</sub> [V] | min | typ      | max   | unit |
|                              | Peak output<br>current                  | IOPL(1)    | Ports 0, 1, 2, 3, 8<br>Ports B, C, E, F<br>SI2P0 to SI2P3<br>XT2    | Per 1 application pin.       |                     |     |          | 10    |      |
|                              |   | IOPL(2)    | PWM0, PWM1  | Per 1 application pin.       |                     |     |          | 20    |      |
|                              |   | IOPL(3)    | EO, SUBPD   | Per 1 application pin.       |                     |     |          | 5     |      |
| ent                          | Average<br>output current<br>(Note 1-1) | IOML(1)    | Ports 0, 1, 2, 3, 7<br>Ports 8, B, C, E, F<br>SI2P0 to SI2P3<br>XT2 | Per 1 application pin.       |                     |     |          | 7.5   |      |
|                              |   | IOML(2)    | PWM0, PWM1  | Per 1 application pin.       |                     |     |          | 20    |      |
|                              |   | IOML(3)    | EO, SUBPD   | Per 1 application pin.       |                     |     |          | 5     |      |
| curre                        | Total output                            | ΣIOAL(1)   | Ports 7, XT2  | Total of all applicable pins |                     |     |          | 25    |      |
| Low level output current     | current                                 | ΣIOAL(2)   | Ports 8   | Total of all applicable pins |                     |     |          | 25    |      |
|                              |   | ΣIOAL(3)   | Ports 7, 8, XT2   | Total of all applicable pins |                     |     |          | 45    | m/   |
|                              |   | ΣIOAL(4)   | PWM0, PWM1<br>SI2P0 to SI2P3  | Total of all applicable pins |                     |     |          | 25    |      |
| Ľ                            |   | ΣIOAL(5)   | Ports 0   | Total of all applicable pins |                     |     |          | 25    |      |
|                              |   | ΣIOAL(6)   | Ports 0<br>PWM0, PWM1<br>SI2P0 to SI2P3                             | Total of all applicable pins |                     |     |          | 45    |      |
|                              |   | ΣIOAL(7)   | Ports 2, 3, B   | Total of all applicable pins |                     |     |          | 25    |      |
|                              |   | ΣIOAL(8)   | Ports C   | Total of all applicable pins |                     |     |          | 25    |      |
|                              |   | ΣIOAL(9)   | Ports 2, 3, B, C  | Total of all applicable pins |                     |     |          | 45    |      |
|                              |   | ΣIOAL(10)  | Ports F   | Total of all applicable pins |                     |     |          | 25    |      |
|                              |   | ΣIOAL(11)  | Ports 1, E  | Total of all applicable pins |                     |     |          | 25    |      |
|                              |   | ΣIOAL(12)  | Ports 1, E, F   | Total of all applicable pins |                     |     |          | 45    |      |
|                              |   | ΣIOAL(13)  | EO, SUBPD   | Total of all applicable pins |                     |     |          | 10    |      |
| Maximum power consumption    |   | Pd max     | QIP100E   | Ta = -40 to +85°C            |                     |     |          | 400   | mV   |
| •                            | erating<br>perature range               | Topr       |   |                              |                     | -40 |          | +85   | °C   |
| Storage<br>temperature range |   | Tstg       |   |                              |                     | -45 |          | +125  | °C   |

Note 1-1: Average output current is average of current in 100ms interval.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

| Deremeter         | Symbol              | Pins/Remarks  | Conditions                  |                     |                     | Specific | cation              |     |
|-------------------|---------------------|---|-----------------------------|---------------------|---------------------|----------|---------------------|-----|
| Parameter         | Symbol              | PINS/Remarks  | Conditions                  | V <sub>DD</sub> [V] | min                 | typ      | max                 | uni |
| Operating         | V <sub>DD</sub> (1) | V <sub>DD</sub> 1=V <sub>DD</sub> 2=V <sub>DD</sub> 4 | PLL operation               |                     | 4.5                 | 5.0      | 5.5                 |     |
| supply voltage    |                     | =AV <sub>DD</sub>                                     | CPU operation               |                     | 3.0                 |          | 5.5                 |     |
| Memory sustaining | VHD                 | V <sub>DD</sub> 1=V <sub>DD</sub> 2=V <sub>DD</sub> 4 | RAM and register contents   |                     | 1.0                 |          | E E                 | Ì   |
| supply voltage    |                     | =AV <sub>DD</sub>                                     | in HOLD mode.               |                     | 1.0                 |          | 5.5                 |     |
| High level input  | V <sub>IH</sub> (1) | Ports 1, 2  |                             |                     |                     |          |                     |     |
| voltage           |                     | SI2P0 to SI2P3  |                             |                     | 0.35V <sub>DD</sub> |          |                     |     |
|                   |                     | P71 to P73  |                             | 3.0 to 5.5          | +0.7                |          | VDD                 |     |
|                   |                     | P70 port input/                                       |                             |                     |                     |          |                     |     |
|                   | V((2)               | interrupt setting                                     |                             |                     |                     |          |                     |     |
|                   | V <sub>IH</sub> (2) | Ports 0, 3, 8<br>Ports B, C, E, F                     |                             | 3.0 to 5.5          | 0.3V <sub>DD</sub>  |          | Vee                 |     |
|                   |                     | PWM0, PWM1  |                             | 5.0 10 5.5          | +0.7                |          | VDD                 |     |
|                   | V <sub>IH</sub> (3) | Port70 Watchdog timer                                 |                             |                     |                     |          |                     |     |
|                   | • 10(0)             | setting   |                             | 3.0 to 5.5          | 0.9V <sub>DD</sub>  |          | V <sub>DD</sub>     | .,  |
|                   | V <sub>IH</sub> (4) | XT1, XT2, RES   | When XT1 and XT2            |                     |                     |          |                     | V   |
|                   |                     |   | general purpose input       | 3.0 to 5.5          | 0.75V <sub>DD</sub> |          | V <sub>DD</sub>     |     |
| Low level input   | V <sub>IL</sub> (1) | Ports 1, 2  |                             |                     | M                   |          | 0.1V <sub>DD</sub>  | I   |
| voltage           |                     | SI2P0 to SI2P3  |                             | 4.0 to 5.5          | V <sub>SS</sub>     |          | +0.4                |     |
|                   | V <sub>IL</sub> (2) | P71 to P73  |                             |                     |                     |          |                     |     |
|                   |                     | P70 port input/                                       |                             | 3.0 to 4.0          | VSS                 |          | 0.2V <sub>DD</sub>  |     |
|                   |                     | interrupt setting                                     |                             |                     |                     |          |                     |     |
|                   | V <sub>IL</sub> (3) | Ports 0, 3, 8   |                             | 4.0 to 5.5          | V <sub>SS</sub>     |          | 0.15V <sub>DD</sub> |     |
|                   | $\lambda (a, (A))$  | Ports B, C, E, F                                      |                             | 0.01.4.0            |                     |          | +0.4                |     |
|                   | V <sub>IL</sub> (4) | PWM0, PWM1  |                             | 3.0 to 4.0          | VSS                 |          | 0.2V <sub>DD</sub>  |     |
|                   | V <sub>IL</sub> (5) | Port70 Watchdog timer                                 |                             | 3.0 to 5.5          | VSS                 |          | 0.8V <sub>DD</sub>  |     |
|                   | \/ (6)              | setting<br>XT1, XT2, RES                              | When XT1 and XT2            |                     |                     |          | -1.0                |     |
|                   | V <sub>IL</sub> (6) | X11, X12, KE0   | general purpose input       | 3.0 to 5.5          | VSS                 |          | 0.25V <sub>DD</sub> |     |
| Input amplitude   | V <sub>IN</sub> (1) | FMIN, AMIN,   | Excluding CF ability        |                     |                     |          |                     |     |
|                   | - 1110.17           | HCTR, LCTR  | setting="00"                | 4.5 to 5.5          | 0.04                |          | 1.5                 |     |
|                   | V <sub>IN</sub> (2) | FMIN, AMIN, HCTR                                      | CF ability setting="00"     | 4.5 to 5.5          | 0.07                |          | 1.5                 | Vrm |
|                   | V <sub>IN</sub> (3) | FMIN, LCTR  | CF ability setting="00"     | 4.5 to 5.5          | 0.04                |          | 1.5                 |     |
| Input frequency   | FIN(1)              | FMIN: VIN(1)  |                             | 4.5 to 5.5          | 10                  |          | 150                 |     |
| 1                 | FIN(2)              | FMIN: V <sub>IN</sub> (2)                             |                             | 4.5 to 5.5          | 10                  |          | 50                  |     |
|                   | FIN(3)              | FMIN: V <sub>IN</sub> (3)                             |                             | 4.5 to 5.5          |                     |          |                     |     |
|                   |                     |   |                             | 4.5 10 5.5          | 50                  |          | 150                 |     |
|                   | FIN(4)              | AMIN(H): V <sub>IN</sub> (1)<br>V <sub>IN</sub> (2)   |                             | 4.5 to 5.5          | 2                   |          | 40                  | мн  |
|                   | FIN(5)              | AMIN(L): V <sub>IN</sub> (1)                          |                             |                     |                     |          |                     |     |
|                   | 111(0)              | V <sub>IN</sub> (2)                                   |                             | 4.5 to 5.5          | 0.5                 |          | 10                  |     |
|                   | FIN(6)              | HCTR: VIN(1)  |                             |                     |                     |          |                     |     |
|                   |                     | V <sub>IN</sub> (2)                                   |                             | 4.5 to 5.5          | 0.4                 |          | 12                  |     |
|                   | FIN(7)              | LCTR: VIN(1)  |                             | 454.55              | 100                 |          | 500                 |     |
|                   |                     | V <sub>IN</sub> (3)                                   |                             | 4.5 to 5.5          | 100                 |          | 500                 | kH  |
| Instruction cycle | tCYC                |   |                             | 3.0 to 5.5          | 0.222               |          |                     |     |
| time              | (Note 2-1)          |   |                             | 3.0 10 3.3          | 0.222               |          |                     | μs  |
| Oscillation       | FmCF(1)             | CF1, CF2  | 13.5MHz crystal oscillation | 3.0 to 5.5          |                     | 13.5     |                     |     |
| frequency range   | FmRC                |   | Internal RC oscillation     | 3.0 to 5.5          | 0.3                 | 1.0      | 2.0                 |     |
|                   | FmMRC               |   | Frequency variable RC       |                     |                     |          |                     | MH  |
|                   |                     |   | oscillation source          | 3.0 to 5.5          |                     | 16       |                     |     |
|                   |                     |   | oscillation                 |                     |                     |          |                     |     |
|                   | FsX'tal             | XT1, XT2  | 32.768kHz crystal           | 3.0 to 5.5          |                     | 32.768   |                     | kH  |
|                   |                     |   | oscillation                 | 0.0 10 0.0          |                     | 02.700   |                     | N I |

## **Recommended operating range** at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}4 = AV_{SS} = 0V$

Note 2-1: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

| Parameter                   | Symbol              | Pins/Remarks  | Conditions  |                     |                      | Specific           | ation |      |
|-----------------------------|---------------------|---|---|---------------------|----------------------|--------------------|-------|------|
| 1 didineter                 | Cymbol              | T ins/Remarks   | Conditions  | V <sub>DD</sub> [V] | min                  | typ                | max   | unit |
| High level input<br>current | I <sub>IH</sub> (1) | Ports 0, 1, 2<br>Ports 3, 7, 8  | Output disable<br>Pull-up resistor OFF  |                     |                      |                    |       |      |
|                             |                     | Ports B, C, E, F<br>SI2P0 to SI2P3<br>RES<br>PWM0, PWM1                                   | VIN=VDD<br>(including the off-leak current of<br>the output Tr.)  | 3.0 to 5.5          |                      |                    | 1     |      |
|                             | I <sub>IH</sub> (2) | XT1, XT2  | Using as an input port<br>VIN <sup>=V</sup> DD  | 3.0 to 5.5          |                      |                    | 1     |      |
|                             | I <sub>IH</sub> (3) | CF1   | V <sub>IN</sub> =V <sub>DD</sub>  | 3.0 to 5.5          | 1                    | 5                  | 15    |      |
|                             | I <sub>IH</sub> (4) | FMIN, AMIN,<br>HCTR, LCTR   | V <sub>IN</sub> =V <sub>DD</sub>  | 4.5 to 5.5          |                      |                    | 30    |      |
| Low level input<br>current  | lμ_(1)              | Ports 0, 1, 2<br>Ports 3, 7, 8<br>Ports B, C, E, F<br>SI2P0 to SI2P3<br>RES<br>PWM0, PWM1 | Output disable<br>Pull-up resistor OFF<br>VIN=VDD<br>(including the off-leak current of<br>the output Tr.)                  | 3.0 to 5.5          | -1                   |                    |       | μA   |
|                             | I <sub>IL</sub> (2) | XT1, XT2  | Using as an input port<br>VIN=VSS   | 3.0 to 5.5          | -1                   |                    |       |      |
|                             | I <sub>IL</sub> (3) | CF1   | VIN=VSS   | 3.0 to 5.5          | -15                  | -5                 | -1    |      |
|                             | I <sub>IL</sub> (4) | FMIN, AMIN,<br>HCTR, LCTR   | V <sub>IN</sub> =V <sub>SS</sub>  | 4.5 to 5.5          | -30                  |                    |       |      |
| High level output voltage   | V <sub>OH</sub> (1) | Ports 0, 1, 2, 3<br>Ports B, C, E, F  | I <sub>OH</sub> =-1.0mA   | 4.5 to 5.5          | V <sub>DD</sub> -1   |                    |       |      |
|                             | V <sub>OH</sub> (2) | Ports 71, 72, 73<br>SI2P0 to SI2P3  | I <sub>OH</sub> =-0.4mA   | 3.0 to 5.5          | V <sub>DD</sub> -0.4 |                    |       |      |
|                             | V <sub>OH</sub> (3) | PWM0, PWM1  | I <sub>OH</sub> =-10mA  | 4.5 to 5.5          | V <sub>DD</sub> -1.5 |                    |       |      |
|                             | V <sub>OH</sub> (4) | P30, P31(PWM4, 5<br>output mode)  | I <sub>OH</sub> =-1.6mA   | 3.0 to 5.5          | V <sub>DD</sub> -0.4 |                    |       |      |
|                             | V <sub>OH</sub> (5) | EO, SUBPD   | I <sub>OH</sub> =-500μA   | 4.5 to 5.5          | V <sub>DD</sub> -1   |                    |       | v    |
| Low level output voltage    | V <sub>OL</sub> (1) | Ports 0, 1, 2, 3<br>Ports B, C, E, F  | I <sub>OL</sub> =1.0mA  | 4.5 to 5.5          |                      |                    | 1.0   | v    |
|                             | V <sub>OL</sub> (2) | Ports 71, 72, 73<br>SI2P0 to SI2P3  | I <sub>OL</sub> =0.4mA  | 3.0 to 5.5          |                      |                    | 0.4   |      |
|                             | V <sub>OL</sub> (3) | PWM0, PWM1  | I <sub>OL</sub> =10mA   | 4.5 to 5.5          |                      |                    | 1.5   |      |
|                             | V <sub>OL</sub> (4) |   | I <sub>OL</sub> =1.6mA  | 3.0 to 5.5          |                      |                    | 0.4   |      |
|                             | V <sub>OL</sub> (5) | Ports 70, 8, XT2  | I <sub>OL</sub> =1.6mA  | 3.0 to 5.5          |                      |                    | 0.4   |      |
|                             | V <sub>OL</sub> (6) | EO, SUBPD   | I <sub>OL</sub> =500μA  | 4.5 to 5.5          |                      |                    | 1.0   |      |
| Pull-up resistation         | Rpu(1)              | Ports 0, 1, 2, 3<br>Ports 7   | V <sub>OH</sub> =0.9V <sub>DD</sub>   | 4.5 to 5.5          | 15                   | 35                 | 80    | kΩ   |
|                             | Rpu(2)              | Ports B, C, E, F  |   | 3.0 to 5.5          | 15                   | 35                 | 150   |      |
| Hysteresis voltage          | VHYS                | RES<br>Ports 1, 2, 7<br>SI2P0 to SI2P3  |   | 3.0 to 5.5          |                      | 0.1V <sub>DD</sub> |       | V    |
| Pin capacitance             | СР                  | All pins  | <ul> <li>For pins other than that under<br/>test: V<sub>IN</sub>=V<sub>SS</sub></li> <li>f=1MHz</li> <li>Ta=25°C</li> </ul> | 3.0 to 5.5          |                      | 10                 |       | pF   |
| Power down                  | VDET0               | V <sub>DD</sub> 1   | Excluding the HOLD mode   | T                   | 3.0                  | 3.3                | 3.6   |      |
| detection voltage           | VDET1               | 1   | HOLD mode   | 1                   | 1.1                  | 1.6                | 2.1   | V    |

#### **Electrical Characteristics** at Ta = $-40^{\circ}$ C to $+85^{\circ}$ C, $V_{SS}1 = V_{SS}2 = V_{SS}4 = AV_{SS} = 0$ V

#### Serial input/output Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}4 = AV_{SS} = 0V$ 1. SIO0 Serial input/output characteristics (Note 4-1-1)

|               | Pa           | arameter                  | Symbol     | Pins/                 | Conditions  |                     |                    | Spec | cification              |        |
|---------------|--------------|---------------------------|------------|-----------------------|---|---------------------|--------------------|------|-------------------------|--------|
|               | га           | arameter                  | Symbol     | Remarks               | Conditions  | V <sub>DD</sub> [V] | min                | typ  | max                     | unit   |
|               |              | Frequency                 | tSCK(1)    | SCK0(P12)             | • See Fig. 2.   |                     | 2                  |      |                         |        |
|               |              | Low level<br>pulse width  | tSCKL(1)   |                       |   |                     | 1                  |      |                         |        |
|               |              | High level<br>pulse width | tSCKH(1)   |                       |   |                     | 1                  |      |                         |        |
|               | Input clock  |                           | tSCKHA(1a) |                       | <ul> <li>Continuous data<br/>transmission/reception mode</li> <li>SIO2 is not in use simultaneous.</li> <li>See Fig. 2.</li> <li>(Note 4-1-2)</li> </ul>          | 3.0 to 5.5          | 4                  |      |                         | tCYC   |
| Serial clock  |              |                           | tSCKHA(1b) |                       | <ul> <li>Continuous data<br/>transmission/reception mode</li> <li>SIO2 is in use simultaneous.</li> <li>See Fig. 2.</li> <li>(Note 4-1-2)</li> </ul>              |                     | 6                  |      |                         |        |
| Serial        |              | Frequency                 | tSCK(2)    | SCK0(P12)             | CMOS output selected.     See Fig. 2.   |                     | 4/3                |      |                         |        |
|               |              | Low level pulse width     | tSCKL(2)   |                       |   |                     |                    | 1/2  |                         | tSCK   |
|               |              | High level<br>pulse width | tSCKH(2)   |                       |   |                     |                    | 1/2  |                         | ISCK   |
|               | Output clock |                           | tSCKHA(2a) |                       | <ul> <li>Continuous data<br/>transmission/reception mode</li> <li>SIO2 is not in use simultaneous.</li> <li>CMOS output selected.</li> <li>See Fig. 2.</li> </ul> | 3.0 to 5.5          | tSCKH(2)<br>+2tCYC |      | tSCKH(2)<br>+(10/3)tCYC |        |
|               |              |                           | tSCKHA(2b) |                       | Continuous data<br>transmission/reception mode     SIO2 is in use simultaneous.     CMOS output selected.     See Fig. 2.   |                     | tSCKH(2)<br>+2tCYC |      | tSCKH(2)<br>+(16/3)tCYC | • tCYC |
| Serial input  | Da           | ta setup time             | tsDI(1)    | SI0(P11),<br>SB0(P11) | <ul> <li>Must be specified with respect to<br/>rising edge of SIOCLK</li> <li>See fig. 2.</li> </ul>  | 0.01 5.5            | 0.03               |      |                         |        |
| Serial        | Da           | ta hold time              | thDI(1)    |                       |   | 3.0 to 5.5          | 0.03               |      |                         |        |
|               | Input clock  | Output<br>delay time      | tdD0(1)    | SO0(P10),<br>SB0(P11) | Continuous data<br>transmission/reception mode<br>(Note 4-1-3)  |                     |                    |      | (1/3)tCYC<br>+0.05      | μs     |
| output        | Inpi         |                           | tdD0(2)    |                       | <ul> <li>Synchronous 8-bit mode.</li> <li>(Note 4-1-3)</li> </ul>   |                     |                    |      | 1tCYC<br>+0.05          |        |
| Serial output | Output clock |                           | tdD0(3)    |                       | • (Note 4-1-3)  | 3.0 to 5.5          |                    |      | (1/3)tCYC<br>+0.05      |        |

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SIORUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 2.

|               | <b>D</b> -   | romotor                   | Cumb al  | Pins/                 | Conditions  |                     |      | Spec | ification          |      |
|---------------|--------------|---------------------------|----------|-----------------------|---|---------------------|------|------|--------------------|------|
|               | Ра           | rameter                   | Symbol   | Remarks               | Conditions  | V <sub>DD</sub> [V] | min  | typ  | max                | unit |
|               | ×            | Frequency                 | tSCK(3)  | SCK1(P15)             | • See Fig. 2.   |                     | 2    |      |                    |      |
|               | Input clock  | Low level pulse width     | tSCKL(3) |                       |   | 3.0 to 5.5          | 1    |      |                    |      |
| Serial clock  | Ч            | High level<br>pulse width | tSCKH(3) |                       |   |                     | 1    |      |                    | tCYC |
| Serial        | ock          | Frequency                 | tSCK(4)  | SCK1(P15)             | CMOS output selected.     See Fig. 2.   |                     | 2    |      |                    |      |
|               | Output clock | Low level<br>pulse width  | tSCKL(4) |                       |   | 3.0 to 5.5          |      | 1/2  |                    | tSCK |
| ē             | õ            | High level<br>pulse width | tSCKH(4) |                       |   |                     |      | 1/2  |                    | ISCK |
| Serial input  | Da           | ta setup time             | tsDI(2)  | SI1(P14),<br>SB1(P14) | <ul> <li>Must be specified with respect to<br/>rising edge of SIOCLK</li> <li>See fig. 2.</li> </ul>  |                     | 0.03 |      |                    |      |
| Serial        | Dat          | ta hold time              | thDI(2)  |                       |   | 3.0 to 5.5          | 0.03 |      |                    |      |
| Serial output |              | tput<br>ay time           | tdD0(4)  | SO1(P13),<br>SB1(P14) | <ul> <li>Must be specified with respect to<br/>falling edge of SIOCLK</li> <li>Must be specified as the time to<br/>the beginning of output state<br/>change in open drain output<br/>mode.</li> <li>See Fig. 2.</li> </ul> | 3.0 to 5.5          |      |      | (1/3)tCYC<br>+0.05 | μs   |

#### 2. SIO1 Serial input/output characteristics (Note 4-2-1)

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

#### 3. SIO2 Serial input/output characteristics (Note 4-3-1)

|               | Pa           | arameter                 | Symbol     | Pins/                     | Conditions  |                     |                        | Spec | cification              | 1    |
|---------------|--------------|--------------------------|------------|---------------------------|---|---------------------|------------------------|------|-------------------------|------|
|               | 10           |                          | Cymbol     | Remarks                   | Conditions  | V <sub>DD</sub> [V] | min                    | typ  | max                     | unit |
|               |              | Frequency                | tSCK(5)    | SCK2<br>(SI2P2)           | • See Fig. 2.   |                     | 2                      |      |                         |      |
|               |              | Low level<br>pulse width | tSCKL(5)   |                           |   |                     | 1                      |      |                         |      |
|               |              | High level               | tSCKH(5)   | 4                         |   |                     | 1                      |      |                         |      |
|               | Input clock  | pulse width              | tSCKHA(5a) |                           | <ul> <li>Continuous data<br/>transmission/reception mode of<br/>SIO0 is not in use simultaneous.</li> <li>See Fig. 2.</li> <li>(Note 4-3-2)</li> </ul>  | 3.0 to 5.5          | 4                      |      |                         | tCYC |
| Serial clock  |              |                          | tSCKHA(5b) |                           | <ul> <li>Continuous data<br/>transmission/reception mode of<br/>SIO0 is in use simultaneous.</li> <li>See Fig. 2.</li> <li>(Note 4-3-2)</li> </ul>  |                     | 7                      |      |                         |      |
| Serial        |              | Frequency                | tSCK(6)    | SCK2<br>(SI2P2),          | CMOS output selected.     See Fig. 2.   |                     | 4/3                    |      |                         |      |
|               |              | Low level<br>pulse width | tSCKL(6)   | SCK2O<br>(SI2P3)          |   |                     |                        | 1/2  | -                       |      |
|               |              | High level               | tSCKH(6)   |                           |   |                     |                        | 1/2  |                         | tSCK |
|               | Output clock |                          | tSCKHA(6a) |                           | <ul> <li>Continuous data<br/>transmission/reception mode of<br/>SIO0 is not in use simultaneous.</li> <li>CMOS output selected.</li> <li>See Fig. 2.</li> </ul>   | 3.0 to 5.5          | tSCKH(6)<br>+(5/3)tCYC |      | tSCKH(6)<br>+(10/3)tCYC |      |
|               |              |                          | tSCKHA(6b) |                           | <ul> <li>Continuous data<br/>transmission/reception mode of<br/>SIO0 is in use simultaneous.</li> <li>CMOS output selected.</li> <li>See Fig. 2.</li> </ul>   |                     | tSCKH(6)<br>+(5/3)tCYC |      | tSCKH(6)<br>+(19/3)tCYC | tCYC |
| input         | Da           | ta setup time            | tsDI(3)    | SI2(SI2P1),<br>SB2(SI2P1) | <ul> <li>Must be specified with respect to<br/>rising edge of SIOCLK</li> <li>See fig. 2.</li> </ul>  |                     | 0.03                   |      |                         |      |
| Serial input  | Da           | ta hold time             | thDI(3)    |                           |   | 3.0 to 5.5          | 0.03                   |      |                         |      |
| Serial output | Ou<br>tim    | tput delay<br>le         | tdD0(5)    | SO2(SI2P0),<br>SB2(SI2P1) | <ul> <li>Must be specified with respect to falling edge of SIOCLK</li> <li>Must be specified as the time to the beginning of output state change in open drain output mode.</li> <li>See Fig. 2.</li> </ul> | 3.0 to 5.5          |                        |      | (1/3)tCYC<br>+0.05      | μs   |

Note 4-3-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-3-2: To use serial-clock-input, a time from SI2RUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

| <b>Pulse input conditions</b> at Ta = $-40^{\circ}$ C to $+85^{\circ}$ C, V <sub>SS</sub> 1 = V <sub>SS</sub> 2 = V <sub>SS</sub> 4 = AV <sub>SS</sub> = 0V |
|---|
|---|

| Deservator     | O mark al | Din o /D ann an lua           | Oracliticas   |                     |     | Specif | ication |       |
|----------------|-----------|-------------------------------|---|---------------------|-----|--------|---------|-------|
| Parameter      | Symbol    | Pins/Remarks                  | Conditions  | V <sub>DD</sub> [V] | min | typ    | max     | unit  |
| High/low level | tPIH(1)   | INT0(P70),                    | • Interrupt source flag can be set.                   |                     |     |        |         |       |
| pulse width    | tPIL(1)   | INT1(P71),                    | • Event inputs for timer 0 or 1 are                   |                     |     |        |         |       |
|                |           | INT2(P72),                    | enabled.  |                     |     |        |         |       |
|                |           | INT4(P20 to P23),             |   | 3.0 to 5.5          | 1   |        |         |       |
|                |           | INT5(P24 to P27),             |   |                     |     |        |         |       |
|                |           | INT6(P20),                    |   |                     |     |        |         |       |
|                |           | INT7(P24)                     |   |                     |     |        |         |       |
|                | tPIH(2)   | INT3(P73) when noise          | <ul> <li>Interrupt source flag can be set.</li> </ul> |                     |     |        |         | tCYC  |
|                | tPIL(2)   | filter time constant is 1/1.  | <ul> <li>Event inputs for timer 0 are</li> </ul>      | 3.0 to 5.5          | 2   |        |         | IC IC |
|                |           |                               | enabled.  |                     |     |        |         |       |
|                | tPIH(3)   | INT3(P73) when noise          | <ul> <li>Interrupt source flag can be set.</li> </ul> |                     |     |        |         |       |
|                | tPIL(3)   | filter time constant is 1/32. | <ul> <li>Event inputs for timer 0 are</li> </ul>      | 3.0 to 5.5          | 64  |        |         |       |
|                |           |                               | enabled.  |                     |     |        |         |       |
|                | tPIH(4)   | INT3(P73) when noise          | Interrupt source flag can be set.                     |                     |     |        |         |       |
|                | tPIL(4)   | filter time constant is 1/28. | <ul> <li>Event inputs for timer 0 are</li> </ul>      | 3.0 to 5.5          | 256 |        |         |       |
|                |           |                               | enabled.  |                     |     |        |         |       |
|                | tPIL(5)   | RES                           | Reset acceptable                                      | 3.0 to 5.5          | 200 |        |         | μs    |
|                |           |                               |   |                     |     |        |         |       |




Fig. Timing of Power-on Reset Operation

| <b>AD</b> converter characteristics at $Ta = -40^{\circ}$ | C to +85°C, VSS1 | $= V_{SS2} = V_{SS4} =$ | $= AV_{SS} = 0V$ |
|---|------------------|-------------------------|------------------|
|---|------------------|-------------------------|------------------|

| Parameter                     | Cumbal | Pins/Remarks         | Conditions  |                     | Specification           |     |                 |      |  |
|-------------------------------|--------|----------------------|---|---------------------|-------------------------|-----|-----------------|------|--|
| Parameter                     | Symbol | PINS/Remarks         | Conditions  | V <sub>DD</sub> [V] | min                     | typ | max             | unit |  |
| Resolution                    | Ν      | AN0(P80)             |   | 3.0 to 5.5          |                         | 8   |                 | bit  |  |
| Absolute precision            | ET     | to AN7(P87)          | (Note 6-1)  | 3.0 to 5.5          |                         |     | ±1.5            | LSB  |  |
| Conversion time               | TCAD   | AN8(P70)<br>AN9(P71) | AD conversion time=32×tCYC<br>(when ADCR2=0) (Note 6-2) | 3.0 to 5.5          | 7.104(tCYC=<br>0.222µs) |     |                 |      |  |
|                               |        |                      | AD conversion time=64×tCYC<br>(when ADCR2=1) (Note 6-2) | 3.0 to 5.5          | 14.21(tCYC=<br>0.222μs) |     |                 | μs   |  |
| Analog input<br>voltage range | VAIN   |                      |   | 3.0 to 5.5          | V <sub>SS</sub>         |     | V <sub>DD</sub> | V    |  |
| Analog port                   | IAINH  |                      | VAIN=V <sub>DD</sub>                                    | 3.0 to 5.5          |                         |     | 1               |      |  |
| input current                 | IAINL  |                      | VAIN=V <sub>SS</sub>                                    | 3.0 to 5.5          | -1                      |     |                 | μA   |  |

Note 6-1: The quantization error ( $\pm 1/2$  LSB) is excluded from the absolute accuracy value.

Note 6-2: The conversion time refers to the interval from the time the instruction for starting the converter is issued till the complete digital value corresponding to the analog input value is loaded in the required register.

| Parameter   | Symbol   | Pins/   | Conditions   |                     |     | Specif | pecification |      |  |  |
|---|--|---|--|---------------------|-----|--------|--------------|------|--|--|
| Falameter   | Symbol   | Remarks   | Conditions   | V <sub>DD</sub> [V] | min | typ    | max          | unit |  |  |
| Normal mode<br>consumption<br>current<br>(Note 7-1) | sumption =V <sub>DD</sub> 2<br>ent =V <sub>DD</sub> 4<br>te 7-1) =AV <sub>DD</sub>   |   | <ul> <li>FmCF=13.5MHz crystal oscillation mode</li> <li>FmX'tal=32.768kHz by crystal oscillation<br/>mode</li> <li>System clock set to 13.5MHz</li> </ul>  | 4.5 to 5.5          |     | 8.0    | 10.0         |      |  |  |
|   | IDDOP(2)   | -~~00   | <ul> <li>Internal RC oscillation stopped</li> <li>Frequency variable RC oscillation stopped</li> <li>1/1 frequency division ratio.</li> </ul>  | 3.0 to 4.5          |     | 6.0    | 8.0          |      |  |  |
| IDDOP(3)  |  | <ul> <li>FmCF=0Hz (oscillation stopped)</li> <li>FmX'tal=32.768kHz by crystal oscillation mode</li> </ul> | 4.5 to 5.5   |                     | 0.8 | 1.2    |              |      |  |  |
|   | IDDOP(4)       • System clock set to internal RC oscillation         • Frequency variable RC oscillation stopped       • 1/2 frequency division ratio.         IDDOP(5)       • FmCF=0Hz (oscillation stopped)         • FmX'al=32.768kHz by crystal oscillation mode.       • Internal RC oscillation stopped |   | Frequency variable RC oscillation stopped  | 3.0 to 4.5          |     | 0.6    | 1.0          | mA   |  |  |
|   |  | 4.5 to 5.5  |  | 0.8                 | 2.0 |        |              |      |  |  |
|   | IDDOP(6)   |   | <ul> <li>Internal RC oscillation stopped</li> <li>System clock set to 1MHz with frequency variable RC oscillation</li> <li>1/2 frequency division ratio.</li> </ul>  | 3.0 to 4.5          |     | 0.5    | 1.5          |      |  |  |
|   | IDDOP(7)   |   | <ul> <li>FmCF=0Hz (oscillation stopped)</li> <li>FmX'al=32.768kHz by crystal oscillation mode.</li> <li>System clock set to 32.768kHz</li> </ul>   | 4.5 to 5.5          |     | 300    | 500          |      |  |  |
| IDDO  | IDDOP(8)   |   | <ul> <li>Internal RC oscillation stopped</li> <li>Frequency variable RC oscillation stopped</li> <li>1/2 frequency division ratio.</li> </ul>  | 3.0 to 4.5          |     | 250    | 450          | μA   |  |  |
|   | IDDOP(9)   |   | <ul> <li>FmCF=13.5MHz crystal oscillation mode</li> <li>FmX'tal=32.768kHz by crystal oscillation mode</li> <li>System clock set to 13.5MHz</li> <li>Internal RC oscillation operation</li> <li>Frequency variable RC oscillation stopped</li> <li>1/1 frequency division ratio.</li> <li>FM Amp ON 130MHz Reception</li> <li>HCTR Amp ON IF count 10.7MHz</li> </ul> | 4.5 to 5.5          |     | 15.0   | 20.0         | mA   |  |  |

#### **Consumption Current Characteristics** at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}4 = AV_{SS} = 0V$

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

General-purpose I/O port "L" output when the above-mentioned data is measured

However, the P0 port is an input setting because of the mode setting

Continued on next page.

| Parameter   | Symbol      | Pins/  | Conditions   |                     | Specification |     |      |      |
|---|-------------|--|--|---------------------|---------------|-----|------|------|
| Falaillelel   | Symbol      | Remarks  | Conditions   | V <sub>DD</sub> [V] | min           | typ | max  | unit |
| HALT mode<br>consumption<br>current<br>(Note 7-1)                     | IDDHALT(1)  | V <sub>DD</sub> 1<br>=V <sub>DD</sub> 2<br>=V <sub>DD</sub> 4<br>=AV <sub>DD</sub>   | <ul> <li>HALT mode</li> <li>FmCF=13.5MHz crystal oscillation mode</li> <li>FmX'tal=32.768kHz by crystal oscillation mode</li> </ul>  | 4.5 to 5.5          |               | 2.0 | 3.0  |      |
|   | IDDHALT(2)  |  | <ul> <li>System clock set to 13.5MHz</li> <li>Internal RC oscillation stopped</li> <li>Frequency variable RC oscillation stopped</li> <li>1/1 frequency division ratio.</li> </ul>   | 3.0 to 4.5          |               | 1.8 | 2.5  |      |
|   | IDDHALT(3)  |  | <ul> <li>HALT mode</li> <li>FmCF=0Hz (oscillation stopped)</li> <li>FmX'tal=32.768kHz by crystal oscillation mode</li> </ul>   |                     |               | 0.5 | 1.0  | mA   |
|   | IDDHALT(4)  |  | <ul> <li>System clock set to internal RC oscillation</li> <li>Frequency variable RC oscillation stopped</li> <li>1/2 frequency division ratio.</li> </ul>                            | 3.0 to 4.5          |               | 0.3 | 0.8  | ΠA   |
|   | IDDHALT(5)  |  | <ul> <li>HALT mode</li> <li>FmCF=0Hz (oscillation stopped)</li> <li>FmX'al=32.768kHz by crystal oscillation mode.</li> </ul>   |                     |               | 1.0 | 2.0  |      |
|   | IDDHALT(6)  |  | <ul> <li>Internal RC oscillation stopped</li> <li>System clock set to 1MHz with frequency variable RC oscillation</li> <li>1/2 frequency division ratio.</li> </ul>                  | 3.0 to 4.5          |               | 0.8 | 1.5  |      |
|   | IDDHALT(7)  |  | <ul> <li>HALT mode</li> <li>FmCF=0Hz (oscillation stopped)</li> <li>FmX'al=32.768kHz by crystal oscillation mode.</li> </ul>   | 4.5 to 5.5          |               | 250 | 500  |      |
|   | IDDHALT(8)  |  | <ul> <li>System clock set to 32.768kHz</li> <li>Internal RC oscillation stopped</li> <li>Frequency variable RC oscillation stopped</li> <li>1/2 frequency division ratio.</li> </ul> | 3.0 to 4.5          |               | 200 | 400  |      |
| HOLD mode   | IDDHOLD(1)  | V <sub>DD</sub> 1  | HOLD mode  | 4.5 to 5.5          |               | 1.5 | 20.0 |      |
| consumption<br>current  | IDDHOLD(2)  |  |  | 3.0 to 4.5          |               | 1.0 | 18.0 |      |
| Time-base clock<br>HOLD mode  | IDDHOLD(3)  | V <sub>DD</sub> 1  | Timer HOLD mode     FmX'tal=32.768kHz by crystal oscillation   | 4.5 to 5.5          |               | 150 | 300  | μΑ   |
| consumption<br>current  | IDDHOLD(4)  |  | mode   | 3.0 to 4.5          |               | 100 | 200  |      |
| Intermittent for<br>time-base clock<br>mode<br>consumption<br>current | IDDCLOCK(1) | IDDCLOCK(1) V <sub>DD</sub> 1<br>=V <sub>DD</sub> 2<br>=V <sub>DD</sub> 4<br>=AV <sub>DD</sub><br>=AV <sub>DD</sub><br>• Intermittent for clock mode<br>• Each 500ms is shifted to a normal mode,<br>and 20 steps are executed.<br>• FmCF=0Hz (oscillation stopped)<br>• FmX'al=32.768kHz by crystal oscillation |  | 4.5 to 5.5          |               | 250 | 500  |      |
|   | IDDCLOCK(2) |  | mode.<br>• System clock set to 32.768kHz<br>• Internal RC oscillation stopped<br>• Frequency variable RC oscillation stopped<br>• 1/1 frequency division ratio.                      | 3.0 to 4.5          |               | 200 | 400  |      |

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

General-purpose I/O port "L" output when the above-mentioned data is measured

However, the P0 port is an input setting because of the mode setting

#### **F-ROM Write Characteristics** at Ta = $+10^{\circ}$ C to $+55^{\circ}$ C, V<sub>SS</sub>1 = V<sub>SS</sub>2 = V<sub>SS</sub>4 = AV<sub>SS</sub> = 0V

|                                   |          |                   | , 60 60   | 55                  | 55            |      |     |      |
|-----------------------------------|----------|-------------------|---|---------------------|---------------|------|-----|------|
| Deremeter                         | Symbol   | Pins/             | Conditions  |                     | Specification |      |     |      |
| Parameter                         | Symbol   | Remarks           | Conditions  | V <sub>DD</sub> [V] | min           | typ  | max | unit |
| Onboard<br>programming<br>current | IDDFW(1) | V <sub>DD</sub> 1 | <ul><li>128-byte programming</li><li>Erasing current including</li></ul>  | 3.0 to 5.5          |               | 25   | 40  | mA   |
| Programming<br>time               | tFW(1)   |                   | <ul> <li>128-byte programming</li> <li>Erasing current including</li> <li>Time for setting up 128 byte data is excluded.</li> </ul> | 3.0 to 5.5          |               | 22.5 | 35  | ms   |

## **UART(Full Duplex) Operating Conditions** at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}4 = AV_{SS} = 0V_{SS}$


| Decementar Sumbal |           | Pins/      | Conditions |                     | Specification |     |        |      |
|-------------------|-----------|------------|------------|---------------------|---------------|-----|--------|------|
| Parameter         | Symbol    | Remarks    | Conditions | V <sub>DD</sub> [V] | min           | typ | max    | unit |
| Transfer clock    | UBR, UBR2 | UTX1(P32), |            |                     |               |     |        |      |
| rate              |           | RTX1(P33), |            | 3.0 to 5.5          | 16/3          |     | 8192/3 | tCYC |
|                   |           | UTX2(P34), |            |                     |               |     | 0192/3 |      |
|                   |           | RTX2(P35)  |            |                     |               |     |        |      |

Data length: 7, 8, and 9 bits (LSB first)


Stop bits: 1 bit (2-bit in continuous data transmission)

Parity bits: No

#### Example of Continuous 8-bit Data Transmission Mode Processing (First Transmit Data=55H)





Example of Continuous 8-bit Data Reception Mode Processing (First Receive Data=55H)



## Package Dimensions

unit : mm (typ) 3151A






QIP100E (Lead Free Product)

| PIN No. | NAME                |
|---------|---------------------|
| 1       | PC5/DBGP0           |
| 2       | PC6/DBGP1           |
| 3       | PC7/DBGP2           |
| 4       | P70/INT0/T0LCP/AN8  |
| 5       | P71/INT1/T0HCP/AN9  |
| 6       | P72/INT2/T0IN/T0LCP |
| 7       | P73/INT3/T0IN/T0HCP |
| 8       | RES                 |
| 9<br>9  | XT1                 |
|         |                     |
| 10      | XT2                 |
| 11      | V <sub>SS</sub> 1   |
| 12      | CF1                 |
| 13      | CF2                 |
| 14      | V <sub>DD</sub> 1   |
| 15      | P80/AN0             |
| 16      | P81/AN1             |
| 17      | P82/AN2             |
| 18      | P83/AN3             |
| 19      | P84/AN4             |
| 20      | P85/AN5             |
| 21      | P86/AN6             |
| 22      | P87/AN7             |
| 23      | P10/SO0             |
| 24      | P11/SI0/SB0         |
| 25      | P12/SCK0            |
| 26      | P13/SO1             |
| 27      | P14/SI1/SB1         |
| 28      | P15/SCK1            |
| 29      | P16/T1PWML          |
| 30      | P17/T1PWMH/BUZ      |
| 31      | PE0                 |
| 32      | PE1                 |
| 33      | PE2                 |
| 34      | PE3                 |
| 35      | PE4                 |
| 36      | PE5                 |
| 37      | PE6                 |
| 38      | PE7                 |
| 39      | V <sub>SS</sub> 4   |
| 40      | V <sub>DD</sub> 4   |
| 41      | PF0                 |
| 41      | PF1                 |
| 43      | PF2                 |
| 43      | PF3                 |
| 44 45   | PF4                 |
|         |                     |
| 46      | PF5                 |
| 47      | PF6                 |
| 48      | PF7                 |
| 49      | SI2P0/SO2           |
| 50      | SI2P1/SI2/SB2       |

| DINUNG  | NAME                                  |
|---------|---------------------------------------|
| PIN No. | NAME                                  |
| 51      | SI2P2/SCK2                            |
| 52      | SI2P3/SCK2O                           |
| 53      | PWM1                                  |
| 54      | PWM0                                  |
| 55      | V <sub>DD</sub> 2                     |
| 56      | V <sub>SS<sup>2</sup></sub>           |
| 57      | P00                                   |
| 58      | P01                                   |
| 59      | P02                                   |
| 60      | P03                                   |
| 61      | P04                                   |
| 62      | P05/CKO                               |
| 63      | P06/T6O                               |
| 64      | Р07/Т7О                               |
| 65      | P20/INT4/T1IN/T0LCP/T0HCP/INT6/T0LCP1 |
| 66      | P21/INT4/T1IN/T0LCP/T0HCP             |
| 67      | P22/INT4/T1IN/T0LCP/T0HCP             |
| 68      | P23/INT4/T1IN/T0LCP/T0HCP             |
| 69      | P24/INT5/T1IN/T0LCP/T0HCP/INT7/T0HCP1 |
| 70      | P25/INT5/T1IN/T0LCP/T0HCP             |
| 71      | P26/INT5/T1IN/T0LCP/T0HCP             |
| 72      | P27/INT5/T1IN/T0LCP/T0HCP             |
| 73      | P30/PWM4                              |
| 74      | P31/PWM5                              |
| 75      | P32/UTX1                              |
| 76      | P33/URX1                              |
| 77      | P34/UTX2                              |
| 78      | P35/URX2                              |
| 79      | PB7                                   |
| 80      | PB6                                   |
| 81      | PB5                                   |
| 82      | PB4                                   |
| 83      | PB3                                   |
| 84      | PB2                                   |
| 85      | PB1                                   |
| 86      | PB0                                   |
| 87      | VREG                                  |
| 88      | AV <sub>SS</sub>                      |
| 89      | AV <sub>DD</sub>                      |
| 90      | FMIN                                  |
| 91      | AMIN                                  |
| 92      | HCTR                                  |
| 93      | LCTR                                  |
| 94      | EO                                    |
| 95      | SUBPD                                 |
| 96      | PC0                                   |
| 97      | PC1                                   |
| 98      | PC2                                   |
| 99      | PC3                                   |
| 100     | PC4                                   |
|         |                                       |

## System Block Diagram



| in Desc           | ription  |     |   |   |                 |                  |                  |              |        |
|-------------------|----------|-----|---|---|-----------------|------------------|------------------|--------------|--------|
| Name              | Pin No.  | I/O |   |   | Function        | Description      |                  |              | Option |
| V <sub>SS</sub> 1 | 11       | -   | Power supply p                            | oin                                     |                 |                  |                  |              | No     |
| V <sub>SS</sub> 2 | 56       |     | Connect it with                           |   |                 |                  |                  |              |        |
| V <sub>SS</sub> 4 | 39       |     |   |   |                 |                  |                  |              |        |
| AVSS              | 88       |     |   |   |                 |                  |                  |              |        |
|                   | 14       | _   | Power supply p                            | nin                                     |                 |                  |                  |              | No     |
| V <sub>DD</sub> 1 | 55       | -   |   |   |                 |                  |                  |              | INO    |
| V <sub>DD</sub> 2 |          |     | <ul> <li>Connect it with</li> </ul>       | VDD                                     |                 |                  |                  |              |        |
| VDD <sup>4</sup>  | 40       |     |   |   |                 |                  |                  |              |        |
| AVDD              | 89       |     |   |   |                 |                  |                  |              |        |
| Port 0            |          | I/O | <ul> <li>8-bit I/O port</li> </ul>        |   |                 |                  |                  |              | Yes    |
| P00               | 57       |     | <ul> <li>I/O specifiable</li> </ul>       | in 4-bit units                          |                 |                  |                  |              |        |
| P01               | 58       |     | <ul> <li>Pull-up resistor</li> </ul>      | r can be turned                         | on and off in 4 | -bit units       |                  |              |        |
| P02               | 59       |     | HOLD release                              | input                                   |                 |                  |                  |              |        |
| P03               | 60       |     | Port 0 interrupt                          | input                                   |                 |                  |                  |              |        |
| P04               | 61       |     | Other functions                           | 6                                       |                 |                  |                  |              |        |
| P05               | 62       |     | P05: System c                             | lock output                             |                 |                  |                  |              |        |
| P06               | 63       |     | P06: Timer 6 to                           | oggle output                            |                 |                  |                  |              |        |
| P07               | 64       |     | P07: Timer 7 to                           | oggle output                            |                 |                  |                  |              |        |
|                   | 04       | 1/0 |   |   |                 |                  |                  |              | Vaa    |
| Port 1            | _        | I/O | 8-bit I/O port                            | in 1 hit                                |                 |                  |                  |              | Yes    |
| P10               | 23       |     | I/O specifiable                           |   |                 | h 14 14 .        |                  |              |        |
| P11               | 24       |     | Pull-up resistor                          |   | on and off in 1 | -dit units       |                  |              |        |
| P12               | 25       |     | Other functions                           |   |                 |                  |                  |              |        |
| P13               | 26       |     | P10: SIO0 data                            | a output                                |                 |                  |                  |              |        |
| P14               | 27       |     | P11: SIO0 data                            | a input, bus I/O                        |                 |                  |                  |              |        |
| P15               | 28       |     | P12: SIO0 cloc                            | k I/O                                   |                 |                  |                  |              |        |
| P16               | 29       |     | P13: SIO1 data                            | P13: SIO1 data output                   |                 |                  |                  |              |        |
| P17               | 30       |     | P14: SIO1 data                            | P14: SIO1 data input, bus I/O           |                 |                  |                  |              |        |
|                   |          |     | P15: SIO1 cloc                            | :k I/O                                  |                 |                  |                  |              |        |
|                   |          |     | P16: Timer 1 F                            | WML output                              |                 |                  |                  |              |        |
|                   |          |     |   | •                                       | beeper output   |                  |                  |              |        |
| Port 2            |          | I/O | 8-bit I/O port                            | P17: Timer 1 PWMH output, beeper output |                 |                  |                  |              |        |
|                   |          | 1/0 | • I/O specifiable                         | in 1-bit unite                          |                 |                  |                  |              | Yes    |
| P20               | 65       |     | Pull-up resistor                          |   | on and off in 1 | bit upite        |                  |              |        |
| P21               | 66       |     |   |   |                 | -bit units       |                  |              |        |
| P22               | 67       |     | Other functions                           |   |                 |                  |                  |              |        |
| P23               | 68       |     | -   |   | -               | event input/time | -                | put/         |        |
| P24               | 69       |     |   |   | •               | 0L capture 1 in  |                  |              |        |
| P25               | 70       |     |   | -                                       | release input/  | imer 1 event in  | put/timer 0L ca  | pture input/ |        |
| P26               | 71       |     |   | capture input                           |                 |                  |                  |              |        |
| P27               | 72       |     | P24: INT5 inpu                            | t/HOLD release                          | e input/timer 1 | event input/time | er 0L capture in | put/         |        |
|                   |          |     | timer 0H                                  | capture input/IN                        | NT7 input/timer | 0H capture 1 ir  | nput             |              |        |
|                   |          |     | P25 to P27: IN                            | T5 input/HOLD                           | release input/  | imer 1 event in  | put/timer0L cap  | oture input/ |        |
|                   |          |     | timer 0H                                  | capture input                           |                 |                  |                  |              |        |
|                   |          |     | <ul> <li>Interrupt acknowledge</li> </ul> | wledge type                             |                 |                  |                  |              |        |
|                   |          |     |   |   |                 | Rising/          |                  |              |        |
|                   |          |     |   | Rising                                  | Falling         | Falling          | H level          | L level      |        |
|                   |          |     | INT4                                      | Y                                       | Y               | Y                | N                | N            |        |
|                   |          |     | INT5                                      | Y                                       | Y               | Y                | N                | N            |        |
|                   |          |     | INT5<br>INT6                              | Y                                       | Y               | Y                | N                | N            |        |
|                   |          |     | INTO<br>INT7                              | Y                                       | Y               | Y                | N                | N            |        |
|                   |          |     |   | T                                       | ſ               | ŕ                | IN               | IN           |        |
|                   | <u> </u> |     |   |   |                 |                  |                  |              |        |
| Port 3            |          | I/O | 6-bit I/O port                            |   |                 |                  |                  |              | Yes    |
| P30               | 73       |     | <ul> <li>I/O specifiable</li> </ul>       |   |                 |                  |                  |              |        |
| P31               | 74       |     | <ul> <li>Pull-up resistor</li> </ul>      | r can be turned                         | on and off in 1 | -bit units       |                  |              |        |
| >32               | 75       |     | Other functions                           |   |                 |                  |                  |              |        |
| -33               | 76       |     | P30: PWM4 ou                              | Itput                                   |                 |                  |                  |              |        |
| >34               | 77       |     | P31: PWM5 ou                              | ıtput                                   |                 |                  |                  |              |        |
| 235               | 78       |     | P32: UART1 tr                             | ansmit                                  |                 |                  |                  |              |        |
|                   | ,0       |     | P33: UART1 re                             |   |                 |                  |                  |              |        |
|                   |          |     | P34: UART2 tr                             |   |                 |                  |                  |              |        |
|                   | 1        |     | P35: UART2 re                             |   |                 |                  |                  |              |        |

Continued on next page.

|            | n preceding p |     | I  |  |                 |                   |                 |         |        |
|------------|---------------|-----|--|--|-----------------|-------------------|-----------------|---------|--------|
| Name       | Pin No.       | I/O |  |  | Function        | Description       |                 |         | Option |
| Port 7     |               | I/O | • 4-bit I/O port   |  |                 |                   |                 |         | No     |
| P70        | 4             |     | I/O specifiable i  |  |                 |                   |                 |         |        |
| P71        | 5             |     |  | • Pull-up resistor can be turned on and off in 1-bit units                           |                 |                   |                 |         |        |
| P72        | 6             |     | Other functions  |  |                 |                   |                 |         |        |
| P73        | 7             |     |  | P70: INT0 input/HOLD release input/Timer 0L capture input/Output for watchdog timer/ |                 |                   |                 |         |        |
|            |               |     |  | rter input port  |                 |                   |                 |         |        |
|            |               |     | P71: INT1 input  |  | e input/Timer 0 | H capture input   | t/              |         |        |
|            |               |     |  | rter input port  |                 |                   |                 |         |        |
|            |               |     | P72: INT2 input  |  | -               | -                 |                 | iput    |        |
|            |               |     | P73: INT3 input  |  | el/Timer 0 ever | it input/timer or | - capture input |         |        |
|            |               |     | Interrupt acknow   | wiedge type  |                 | Rising/           |                 |         |        |
|            |               |     |  | Rising   | Falling         | -                 | H level         | L level |        |
|            |               |     | INITO  | V  | N N             | falling           | X               | N N     |        |
|            |               |     | INT0   | Y  | Y               | N                 | Y               | Y       |        |
|            |               |     | INT1   | Y  | Y               | N                 | Y               | Y       |        |
|            |               |     | INT2   | Y<br>Y   | Y<br>Y          | Y<br>Y            | N               | N       |        |
|            |               |     | INT3   | ř  | Ŷ               | Ŷ                 | Ν               | N       |        |
| Dort 9     |               | 1/0 | • 9 h# 1/0 = = = + /0  | utout NI   |                 |                   |                 |         | NI-    |
| Port 8     | -             | I/O | 8-bit I/O port (C  |  | nei open drain) |                   |                 |         | No     |
| P80        | 15            |     | <ul> <li>I/O specifiable i</li> <li>Other functions</li> </ul> |  |                 |                   |                 |         |        |
| P81        | 16            |     | Other functions  |  |                 |                   |                 |         |        |
| P82        | 17            |     | P80 to P87: AD   | converter inp  | ut port         |                   |                 |         |        |
| P83        | 18            |     |  |  |                 |                   |                 |         |        |
| P84        | 19            |     |  |  |                 |                   |                 |         |        |
| P85        | 20            |     |  |  |                 |                   |                 |         |        |
| P86        | 21            |     |  |  |                 |                   |                 |         |        |
| P87        | 22            |     |  |  |                 |                   |                 |         |        |
| Port B     | _             | I/O | 8-bit I/O port   |  |                 |                   |                 |         | Yes    |
| PB0        | 86            |     | <ul> <li>I/O specifiable i</li> </ul>                          |  |                 |                   |                 |         |        |
| PB1        | 85            |     | <ul> <li>Pull-up resistor</li> </ul>                           | can be turned  | on and off in 1 | -bit units        |                 |         |        |
| PB2        | 84            |     |  |  |                 |                   |                 |         |        |
| PB3        | 83            |     |  |  |                 |                   |                 |         |        |
| PB4        | 82            |     |  |  |                 |                   |                 |         |        |
| PB5        | 81            |     |  |  |                 |                   |                 |         |        |
| PB6        | 80            |     |  |  |                 |                   |                 |         |        |
| PB7        | 79            |     |  |  |                 |                   |                 |         |        |
| Port C     |               | I/O | <ul> <li>8-bit I/O port</li> </ul>                             |  |                 |                   |                 |         | Yes    |
| PC0        | 96            |     | <ul> <li>I/O specifiable i</li> </ul>                          | n 1-bit units  |                 |                   |                 |         |        |
| PC1        | 97            |     | <ul> <li>Pull-up resistor</li> </ul>                           | can be turned  | on and off in 1 | -bit units        |                 |         |        |
| PC2        | 98            |     | Other functions  |  |                 |                   |                 |         |        |
| PC3        | 99            |     | PC5 to PC7 (DI   | BGP0 to DBGI   | P2): On-chip De | ebugger port      |                 |         |        |
| PC4        | 100           |     |  |  |                 |                   |                 |         |        |
| PC5        | 1             |     |  |  |                 |                   |                 |         |        |
| PC6        | 2             |     |  |  |                 |                   |                 |         |        |
| PC7        | 3             |     |  |  |                 |                   |                 |         |        |
| Port E     |               | I/O | • 8-bit I/O port   |  |                 |                   |                 |         | No     |
| PE0        | 31            |     | • I/O specifiable i  | n 2-bit units  |                 |                   |                 |         |        |
| PE1        | 32            |     | Pull-up resistor   | can be turned  | on and off in 1 | -bit units        |                 |         |        |
| PE2        | 33            |     |  |  |                 |                   |                 |         |        |
| PE3        | 34            |     |  |  |                 |                   |                 |         |        |
| PE4        | 35            |     |  |  |                 |                   |                 |         |        |
| PE5        | 36            |     |  |  |                 |                   |                 |         |        |
| PE6        | 37            |     |  |  |                 |                   |                 |         |        |
| PE7        | 38            |     |  |  |                 |                   |                 |         |        |
| Port F     |               | I/O | • 8-bit I/O port   |  |                 |                   |                 |         | No     |
| PF0        | 41            |     | <ul> <li>I/O specifiable i</li> </ul>                          | n 2-bit units  |                 |                   |                 |         |        |
| PF0<br>PF1 | 41            |     | Pull-up resistor   |  | on and off in 1 | -bit units        |                 |         |        |
| PF1<br>PF2 | 42            |     |  |  |                 |                   |                 |         |        |
| PF2<br>PF3 | 43            |     |  |  |                 |                   |                 |         |        |
| PF3<br>PF4 |               |     |  |  |                 |                   |                 |         |        |
|            | 45            |     |  |  |                 |                   |                 |         |        |
| PF5        | 46            |     |  |  |                 |                   |                 |         |        |
| PF6        | 47            |     |  |  |                 |                   |                 |         |        |
| PF7        | 48            |     |  |  |                 |                   |                 |         |        |

| Name   | Pin No.  | I/O | Function Description  | Option |
|--------|----------|-----|---|--------|
| SIO2   |          | I/O | 4-bit I/O port  | No     |
| SI2P0  | 49       |     | I/O specifiable in 1-bit units  |        |
| SI2P1  | 49<br>50 |     | Other functions:  |        |
| SI2P2  | 50       |     | SI2P0: SIO2 data output   |        |
| SI2P3  | 52       |     | SI2P1: SIO2 data input, bus input/output  |        |
| 0121 0 | 52       |     | SI2P2: SIO2 clock input/output  |        |
|        |          |     | SI2P3: SIO2 clock output  |        |
| PWM0   | 54       | I/O | PWM0 output port  | No     |
|        |          |     | General-purpose I/O available   |        |
| PWM1   | 53       | I/O | PWM1 output port  | No     |
|        |          |     | General-purpose I/O available   |        |
| RES    | 8        | I   | Reset pin   | No     |
|        |          |     | Must connect it with V <sub>DD</sub> 1 through RC (Refer to Page27 Figure 1)              |        |
| XT1    | 9        | I   | Input terminal for 32.768kHz X'tal oscillation  | No     |
|        |          |     | Other functions:  |        |
|        |          |     | General-purpose input port  |        |
|        |          |     | Must be set for input with software and connected to V <sub>SS</sub> 1 if not to be used. |        |
| XT2    | 10       | I/O | Output terminal for 32.768kHz X'tal oscillation   | No     |
|        |          |     | Other functions:  |        |
|        |          |     | General-purpose I/O port  |        |
|        |          |     | Must be set for general-purpose output and kept open if not to be used.                   |        |
|        |          |     | Please connect suitable dumping resistance for the crystal used between the terminal      |        |
|        |          |     | when you use it as Output terminal for 32.768kHz X'tal oscillation.                       |        |
| CF1    | 12       | 1   | Input terminal for 13.5MHz X'tal oscillation  | No     |
| CF2    | 13       | 0   | Output terminal for 13.5MHz X'tal oscillation   | No     |
| EO     | 94       | 0   | Output terminal for main charge pump  | No     |
| SUBPD  | 95       | 0   | Output terminal for sub charge pump   | No     |
| FMIN   | 90       | 1   | Input terminal for FM VCO (local oscillator)  | No     |
|        | 00       |     | The signal input to this pin must be capacitor coupled (Note.1)                           | 110    |
|        |          |     | • Input frequency: 10 to 150MHz   |        |
|        |          |     | Please open the terminal when you do not use this terminal. Moreover, please make the     |        |
|        |          |     | pull-down of this terminal effective with software.                                       |        |
| AMIN   | 91       | I   | Input terminal for AM VCO (local oscillator)  | No     |
|        |          |     | • The signal input to this pin must be capacitor coupled (Note.1)                         |        |
|        |          |     | Input frequency: 0.5 to 40MHz   |        |
|        |          |     | Please open the terminal when you do not use this terminal. Moreover, please make the     |        |
|        |          |     | pull-down of this terminal effective with software.                                       |        |
| HCTR   | 92       | I   | Input terminal for Universal counter  | No     |
|        |          |     | • The signal input to this pin must be capacitor coupled (Note.1)                         |        |
|        |          |     | Input frequency: 0.4 to 12MHz   |        |
|        |          |     | Please open the terminal when you do not use this terminal. Moreover, please make the     |        |
|        |          |     | pull-down of this terminal effective with software.                                       |        |
| LCTR   | 93       | I   | Input terminal for Universal counter  | No     |
|        |          |     | • The signal input to this pin must be capacitor coupled (Note.1)                         |        |
|        |          |     | Input frequency: 100 to 500kHz  |        |
|        |          |     | Please open the terminal when you do not use this terminal. Moreover, please make the     |        |
|        |          |     | pull-down of this terminal effective with software.                                       |        |
| VREG   | 87       | 0   | Internal low voltage output   | No     |
|        |          |     | Connect a bypass capacitor to this pin. (Refer to Page27)                                 |        |

Note.1: Put the coupling capacitor near the terminal. About 100pF of capacity is preferable. Especially, adjust the capacity of HCTR and LCTR to 1000pF or less.


## **Port Output Configuration**

The table below lists the types of port outputs and the presence/absence of a pull-up resistor. Data can be read into any input port even if it is in the output mode.


| Port                                 | Options selected<br>in units of | Option type | Output type   | Pull-up resistor      |
|--------------------------------------|---------------------------------|-------------|---|-----------------------|
| P00 to P07                           | 1 bit                           | 1           | CMOS  | Programmable (Note 1) |
|                                      |                                 | 2           | N-channel open drain  | No                    |
| P10 to P17                           | 1 bit                           | 1           | CMOS  | Programmable          |
| P20 to P27<br>P30 to P35             |                                 | 2           | N-channel open drain  | Programmable          |
| PB0 to PB7                           | 1 bit                           | 1           | CMOS  | Programmable          |
| PC0 to PC7                           |                                 | 2           | N-channel open drain  | Programmable          |
| PE0 to PE7<br>PF0 to PF7             | -                               | No          | CMOS  | Programmable          |
| P70                                  | -                               | No          | N-channel open drain  | Programmable          |
| P71 to P73                           | -                               | No          | CMOS  | Programmable          |
| P80 to P87                           | -                               | No          | N-channel open drain  | No                    |
| SI2P0, SI2P2,<br>SI2P3<br>PWM0, PWM1 | -                               | No          | CMOS  | No                    |
| SI2P1                                | -                               | No          | CMOS (when selected as ordinary port)<br>N-channel open drain (When SIO2 data is selected)              | No                    |
| FMIN, AMIN,<br>HCTR, LCTR            | -                               | No          | Input only  | No                    |
| EO, SUBPD                            | -                               | No          | Output only   | No                    |
| XT1                                  | -                               | No          | Input only  | No                    |
| XT2                                  | -                               | No          | Output for 32.768kHz quartz oscillator<br>N-channel open drain (when in general-purpose<br>output mode) | No                    |

Note 1: Programmable pull-up resistors for port 0 are controlled in 4 bit units (P00 to 03, P04 to 07).

- \*1: Make the following connection to minimize the noise input to the V<sub>DD</sub>1 pin and prolong the backup time. Be sure to electrically short the V<sub>SS</sub>1, V<sub>SS</sub>2, AV<sub>SS</sub> and V<sub>SS</sub>4 pins.
- (Example 1) When backup is active in the HOLD mode, the high level of the port outputs is supplied by the backup capacitors.




(Example 2) The high-level output at the ports is unstable when the HOLD mode backup is in effect.



## VDD1, VSS1 Terminal condition

It is necessary to place capacitors between  $V_{DD}1$  and  $V_{SS}1$  as describe below.


- Place capacitors as close to VDD1 and VSS1 as possible.
- Place capacitors so that the length of each terminal to the each leg of the capacitor be equal (L1 = L1', L2 = L2').
- Place high capacitance capacitor C1 and low capacitance capacitor C2 in parallel.
- $\bullet$  Capacitance of C2 must be more than  $0.1 \mu F.$
- Please mount a suitable capacitor about C1.
- $\bullet$  Use thicker pattern for VDD1 and VSS1.



## AVDD, AVSS Terminal condition

It is necessary to place capacitors between  $\mathrm{AV}_{DD}$  and  $\mathrm{AV}_{SS}$  as describe below.


- Place capacitors as close to AVDD and AVSS as possible.
- Place capacitors so that the length of each terminal to the each leg of the capacitor be equal (L3 = L3').
- Capacitance of C3 must be more than  $1\mu F$ .
- Use thicker pattern for AVDD and AVSS.



## VREG, AVSS Terminal condition

It is necessary to place capacitors between VREG and AVSS as describe below.

- Place capacitors as close to VREG and AVSS as possible.
- Place capacitors so that the length of each terminal to the each leg of the capacitor be equal (L4 = L4').
- $\bullet$  Capacitance of C4 must be more than  $1\mu F$  to  $10\mu F.$
- Use thicker pattern for VREG and AVSS.



## VDDx, VSSx Terminal condition x=2, 4

It is necessary to place capacitors between VDDx and VSSx as describe below.

- Place capacitors as close to VDDx and VSSx as possible.
- Place capacitors so that the length of each terminal to the each leg of the capacitor be equal (L5 = L5').
- Capacitance of C5 must be more than  $0.1\mu F$ .
- Use thicker pattern for VDDx and VSSx.




Figure 1 Reset circuit




Figure 2 Serial input/output test condition




Figure 3 Pulse input timing condition

#### Concerning differences of the Mask Version and the Flash Version

- 1) Although the electrical specifications are the same for the mask and flash versions, differences may arise in the actual values for threshold level of the input ports, output current of the output ports, input sensitivity, etc. Variations may also be found from lot to lot. It must therefore be kept in mind that if finished products are designed using the actual values of the samples, these variations may prevent the finished products from operating.
- 2) The undesirable radiation level is not listed among the specifications. Since differences may arise between the mask and flash versions, this must be kept in mind when designing the finished products.

#### Concerning differences of ROM writing in our company and user

|   | ROM writing in out company | ROM writing in user |
|---|----------------------------|---------------------|
| Name of articles                                | LC87F83P7PA-FXXXX-E        | LC87F83P7PAU-QIP-E  |
| Tape Out  | Necessary                  | Unnecessary         |
| Data confirmation after writing                 | Our company                | User                |
| Terminal destruction confirmation after writing | Our company                | User                |
| Terminal curved confirmation after writing      | Our company                | User                |

The W87F83256Q circuit board must be requested as the data writing board. The AF-9708 made by Ando is recommended as the ROM writer. Confirm ROM writer's version to the office.


#### Method of ordering ROM when ROM writing by our company is done


Please submit Program of flash ROM and Flash ROM order material to the person in charge of each business.

#### **Condition before it mounts**

1. Writing by user

PROM unwriting shipment goods It is recommended to mount according to the following procedures. 2. Writing by our company PROM writing shipment goods Please mount according to the following procedures.





## Example of Writing Data onto the on-chip Flash ROM of the LC87F83P7PAU

(using the AF-9708)

- I. Writing the data using the AF-9708 (made by ANDO) PROM programmer
  - 1. ROMTYPE settings

| ROMTYPE | $\rightarrow$ Select [MAKER]       | $\rightarrow$ <b>SET</b> |
|---------|------------------------------------|--------------------------|
|         | $\rightarrow$ Select [SANYO]       | $\rightarrow$ <b>SET</b> |
|         | $\rightarrow$ Select [LC87F83P7PA] | $\rightarrow$ <b>SET</b> |

It corresponds now PROM PROGRAMMER AF-9708 (made of ANDO). Please inquire of the person in charge of each business.

2. Start/Stop address settings

 $(FUNCTION) \rightarrow (1)$ : Address setting mode

| Type No.        | ROM capacity | Stop address |  |
|-----------------|--------------|--------------|--|
| LC878396PB      | 96KB         |              |  |
| LC8783C8PB      | 128KB        | 3FFFF        |  |
| LC8783G1PB/G0PB | 160KB        |              |  |
| LC8783J2PB/J3PB | 192KB        |              |  |
| LC8783M4PB      | 224KB        |              |  |
| LC8783P6PB/P7PB | 256KB        |              |  |

3. Executing data erasure


 $\overrightarrow{\text{DEVICE}} \rightarrow \overrightarrow{\text{B}} \rightarrow \overrightarrow{\text{SET}}$ : For data erasure execution.

4. Executing data writing

 $\bigcirc$  DEVICE)  $\rightarrow$   $\bigcirc$   $\bigcirc$   $\bigcirc$  SET]: For program and verify execution.

#### II. Writing board

The writing board is shown in the figure below. The position of pin 1 must checked before connecting to the EPROM programmer.



To be used for the general-purpose EPROM programmer: Model W87F83256Q

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.