

### JIANGSU CHANGJING ELECTRONICS TECHNOLOGY CO., LTD

### Low Input Voltage Single Channel Full Bridge Driver

# CJDR9112 Motor Driver

#### 1 Introduction

CJDR9112 is a low input voltage, full bridge motor driver chip. It can work in the power supply voltage range of 2.0 ~ 6.0V, and can provide continuous output current up to 1.1A. It has PWM (IN / IN) compatible with industry interface standard equipment, and integrates undervoltage protection and thermal shutdown protection internally. Therefore, CJDR9112 is very suitable for applications requiring low input voltage or battery power, such as cameras, toys and other consumer electronics.

## 2 Available Package

PART NUMBER	PACKAGE
CJDR9112	DFNWB2×2-8L

**Note:** For more detailed packaging information, see the part *Pin Configuration and Function* and the part *Mechanical Information*.

### 3 Features

- H-Bridge Motor Driver
- Power Supply Voltage: 2.0 ~ 6.0V
- Low Conductivity Impedance: 480mΩ (HS + LS)
- Output Current: 1.1A (Continuously)
- PWM (IN 1 / IN 2) Input Mode
- Over Temperature Protection
- Undervoltage Protection
- Low Current Sleep Mode:
  nA level, IN 1= IN 2 = 0

## 4 Applications

- Digital Single Lens Reflex (DSLR) Lens
- Electric Toothbrush
- Medical Equipment
- Robotics
- Shared Bicycle Lock
- Toys
- Video Camera
- Water Gas Meter Switch



Figure 2-1. DFNWB2×2-8L Package




Figure 4-1. Typical Application Circuit



# 5 Pin Configuration and Function




Figure 5-1. Package Top View

PIN NAME	CJDR9112 DFNWB2×2-8L	1/0	DESCRIPTION		
VCC	1	Power	Logic power supply.		
OUT 1	2	0	H-bridge output 1.		
OUT 2	3	0	H-bridge output 2.		
GND	4	Ground	Device ground. Connect to system ground.		
IN 2	5	I	H-bridge control input 2.		
IN 1	6	I	H-bridge control input 1.		
NC	7 & 8	-	Not connected.		
-	Thermal Pad	-	Connect to system ground.		



### 6.1 Absolute Maximum Ratings(1)

(over operating free-air temperature range, unless otherwise specified)

СНА	RACTERISTIC	SYMBOL	VALUE	UNIT	
Power su	Power supply input voltage <sup>(2)</sup>		Vcc	-0.3 ~ 7	V
Logic pin	input voltage(IN )	V <sub>IN x</sub>	-0.5 ~ 7	V	
Maxim	um peak current	I <sub>OUT MAX</sub>	2.2	Α	
Maximum power dissipation	CJDR9112	DFNWB2×2-8L	P <sub>D Max</sub>	Internally Limited <sup>(3)</sup>	W
Maximum junction temperature			T <sub>J Max</sub>	150	°C
Storage temperature			T <sub>stg</sub>	-60 ~ 150	°C
Soldering	temperature & ti	me	T <sub>solder</sub>	260°C, 10s	-

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to network ground terminal.
- (3) Refer to Thermal Information for details.

## 6.2 Recommended Operating Conditions<sup>(4)</sup>

PARAMETER	SYMBOL	MIN.	NOM.	MAX.	UNIT
Power supply input voltage	Vcc	2.0	-	6.0	V
Logic input voltage (IN x)	V <sub>IN x</sub>	0	-	7.0	V
Continuous output current	Іоит	0	-	1.1	Α
PWM frequency	f <sub>PWM</sub>	0	-	250	kHz
Operating junction temperature	TJ	-40	-	150	°C
Operating ambient temperature	TA	-40	-	100 <sup>(5)</sup>	°C

- (4) JSCJ recommends that users should not exceed the rated value in the *Recommended Operating Conditions* for the application conditions of the equipment, so as to ensure the stability of normal operation and reliability of long term operation of the equipment. Operation beyond the recommended rated conditions does not mean that the product will fail. The consumers need to evaluate the risks that may be caused by the operation of the product beyond the recommended rated conditions.
- (5) It is necessary to ensure that the operating junction temperature of the equipment does not exceed the rated value of the recommended operating conditions when using the device for design.



# 6.3 ESD Ratings

ESD RATII	SYMBOL	VALUE	UNIT	
Electrostatic discharge <sup>(6)</sup>	Human body model	V <sub>ESD-HBM</sub>	3000	V

(6) ESD testing is conducted in accordance with the relevant specifications formulated by the Joint Electronic Equipment Engineering Commission (JEDEC). The human body model (HBM) electrostatic discharge test is based on the JESD22-114D test standard, using a 100pF capacitor and discharging to each pin of the device through a resistance of  $1.5k\Omega$ .

### 6.4 Thermal Information

THERMAL METRIC <sup>(7)</sup>	SYMBOL	CJDR9112	UNIT
THERMAL METRIC	STIVIBOL	DFN2×2-8L	UNII
Junction-to-ambient thermal resistance	Roja	140.0	°C/W
Maximum heat dissipation power for continuous operation	P <sub>D Ref</sub>	0.90	W

<sup>(7)</sup> T<sub>A</sub> = 25°C, all numbers are typical, and apply for packages soldered directly onto a PCB board in still air.



# 6.5 Electrical Characteristics

CJDR9112 ( $V_{CC}$  = 5.0V,  $T_A$  = 25°C, unless otherwise specified)

CHARACTERISTIC	SYMBOL	TEST CON	MIN.	TYP. <sup>(8)</sup>	MAX.	UNIT	
Power Supply	ower Supply						
Power supply voltage	V <sub>CC</sub>	-		2.0	5.0	6.0	V
Power supply current 1	I <sub>VCC</sub>	V <sub>CC</sub> = 5V, witho	out PWM	-	200	550	μΑ
Power supply current 2	Ivccq	V <sub>CC</sub> = 5V, IN 1 power saving r	•	-	0.01	1.0	μΑ
Output H-bridge Parameter	s	1		J			
High + Low bridge conduction resistance	R <sub>DS</sub> on	Vcc = 5V, lour	= 500mA	-	480	600	mΩ
Off leakage current	loff	V <sub>OUT</sub> = 0V		-200	-	200	nA
Logic Input Pin (IN 1, IN 2)							
legant legis legant legan	.,,	High level to	V <sub>CC</sub> = 3V	0	-	0.75	V
Input logic low voltage	VIL	low level	V <sub>CC</sub> = 5V	0	-	1.0	
Input logic high voltage	Vih	Low level to	V <sub>CC</sub> = 3V	1.3	-	Vcc	V
Input logic high voltage	VIH	high level	V <sub>CC</sub> = 5V	2.1	-	Vcc	
Input logic hysteresis	V <sub>HY</sub>	V <sub>CC</sub> = 3V		-	0.4	-	V
input logic hysteresis	VHY	V <sub>CC</sub> = 5V		-	0.6	-	
Logic low input current	lı∟	V <sub>IN x</sub> = 0V		-5	-	5	μA
Logic high input current	Iн	$V_{IN x} = 3.3V$		-	350	ı	μA
Pull down resistance	R <sub>PD</sub>	-		-	100	-	kΩ
Thermal Shutdown Protecti	ion						
Thermal shutdown	T <sub>SD</sub>	-		150	170	180	°C
Thermal shutdown hysteresis	ΔTsD	-		-	30	-	°C
Undervoltage Locking	•	•					
Undervoltage locking voltage	Vulo	Supply rising		-	2.0	-	V
Undervoltage locking hysteresis	ΔVυLο	Supply falling		-	200	-	mV

#### Note:

<sup>(8)</sup> Typical numbers are at 25°C and represent the most likely norm.



## 6.6 Time Series Parameters

CJDR9112 ( $V_{CC}$  = 5.0V,  $T_A$  = 25°C,  $R_L$  = 20 $\Omega$ , unless otherwise specified)

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	TYP. <sup>(8)</sup>	MAX.	UNIT
Start-up time	T1	-	-	600	-	ns
Shutdown time	T2	-	-	180	220	ns
Input high to output high delay	Т3	-	1	160	200	ns
Input low to output low delay	T4	-	-	10	100	ns
Output rising edge time	T5	-	-	35	188	ns
Output drop edge time	Т6	-	-	10	188	ns

### BchY:

(8) Typical numbers are at 25°C and represent the most likely norm.




Figure 6-1. Input and Output Time Parameter 1




Figure 6-2. Input and Output Time Parameter 2




# 7 Detailed Description

## 7.1 Description

CJDR9112 is a single-channel full-bridge driver that provides up to 1.1A continuous output current and can operate at  $1.2 \sim 6.0 \text{V}$  power supply voltage. CJDR9112 has industry standard compatible PWM (IN / IN) input interface, and has thermal shutdown protection functions.

# 7.2 Functional Block Diagram





## 7 Detailed Description

#### 7.3 Feature Description

#### **PWM Control Mode**

CJDR9112 is controlled by PWM input interface, also known as IN / IN input mode, the PWM interface (IN 1 / IN 2) controls the OUT x pins according to the logic table in Table 7-1.

Table 7-1. PWM Control Mode with Automatic Sleep

IN 1	IN 2	OUT 1	OUT 2	DESCRIPTION		
0	0	Hi-Z	Hi-Z	Coast (H-bridge Hi-Z) / low-power automatic sleep mod		
0	1	L	Н	Reverse (OUT 2 → OUT 1)		
1	0	Н	L	Forward (OUT 1 → OUT 2)		
1	1	L	L	Brake (low-side slow decay)		

#### **Output Driver**

Since the  $V_{GS}$  of the driving power supply of the output driver tube is related to the power supply, the H-bridge output conduction resistance of the CJDR9112 decreases with the increase of the voltage, so the current capacity of the chip decreases at low voltage.

#### Sleep Mode

When IN 1 and IN 2 are low at the same time, the chip works normal.

When IN 1 = IN 2 = 0, the chip enters a low-power sleep mode, the internal circuit stops working, and the total current is less than  $1\mu$ A.

#### **Input Pin**

IN 1 and IN 2 input pins have  $100k\Omega$  resistance pull-down, and the default is low level.

### **Over Temperature Protection**

When the chip junction temperature exceeds  $170^{\circ}\text{C}$ , the over temperature protection circuit is activated and all output tubes are turned off. When the temperature decreases by a hysteresis temperature of  $30^{\circ}\text{C}$  to  $140^{\circ}\text{C}$ , the output tube returns to work. However, because the over temperature protection is activated only when the chip junction temperature exceeds the set value, it does not guarantee that the product will be protected from damage with this circuit.

#### **Under-voltage Locking**

When the chip power supply voltage is lower than 2.0V (Typ.), the internal detection circuit will turn off the H-bridge output. If the voltage recovers, the output turns on again when it rises to 2.2V (Typ.).



# 7 Detailed Description

# 7.3 Feature Description (continued)

### **Operation Mode**

CJDR9112 enters the sleep mode when IN 1 = IN 2 is low. In the sleep mode, all h bridges are turned off and output high resistance state. Most circuits of chip circuits are turned off and enter the power saving mode. When IN 1 and IN 2 are not low at the same time, they will automatically resume normal operation.

When the over temperature protection detects failure, it will also close the H-bridge.

**Table 7-2. Operation Mode** 

MODE	CONDITION	H-BRIDGE
Work	0 when IN 1 is different from IN 2	Normal Operation
Sleep mode	IN 1 = IN 2 = 0	Shutdown
Failure detection	IN x = X	Shutdown



# 8 Application and Implementation

### 8.1 Typical Application Circuit




Figure 8-1. Typical Application Circuit

### 8.2 Application Information

The absolute parameters of the chip cannot be exceeded in any environment.

The bypass capacitor of  $V_{CC}$ , especially the connection of ceramic capacitor, should be as close to the  $V_{CC}$  pin of the chip as possible.

The ground wire connecting the motor needs to be isolated in layout design.


### NOTE

The application information in this section is not part of the data sheet component specification, and JSCJ makes no commitment or statement to guarantee its accuracy or completeness. Customers are responsible for determining the rationality of corresponding components in their circuit design and making tests and verifications to ensure the normal realization of their circuit design.



# 9 Mechanical Information

# DFNWB2×2-8L Outline Dimensions (Unit: mm)



OVMDOL	DISMENSI	ONS IN MIL	LIMETERS	DISMENSIONS IN INCHES			
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	
Α	0.500	0.550	0.600	0.020	0.022	0.024	
A1	0.000	0.020	0.050	0.000	0.001	0.002	
b	0.180	0.230	0.280	0.007	0.009	0.011	
b1	0.110	0.160	0.210	0.004	0.006	0.008	
С	0.100	0.150	0.200	0.004	0.006	0.008	
D	1.900	2.000	2.100	0.075	0.079	0.083	
D2	1.400	1.500	1.600	0.055	0.020	0.063	
е		0.500 Bsc.			0.020 Bsc.		
Ne	1.500 Bsc.				0.059 Bsc.		
Е	1.900	2.000	2.100	0.075	0.079	0.083	
E2	0.700	0.800	0.900	0.028	0.031	0.035	
L	0.250	0.300	0.350	0.010	0.012	0.014	
h	0.150	0.200	0.250	0.006	0.008	0.010	
K	0.250	0.300	0.350	0.010	0.012	0.014	
L / F Carrier Size	,	1.750 × 1.150	)	0.069 × 0.045			



## 10 Notes and Revision History

### 10.1 Associated Product Family and Others

To view other products of the same type or IC products of other types, click the official website of JSCJ -- https: www.jscj-elec.com for more details.

#### 10.2 Notes

## **Electrostatic Discharge Caution**



This IC may be damaged by ESD. Relevant personnel shall comply with correct installation and use specifications to avoid ESD damage to the IC. If appropriate measures are not taken to prevent ESD damage, the hazards caused by ESD include but are not limited to degradation of integrated circuit performance or complete damage of integrated circuit. For some precision integrated circuits, a very small parameter change may cause the whole device to be inconsistent with its published specifications.

### 10.3 Revision History

June, 2022: released CJDR9112 rev - 1.0.

# **DISCLAIMER**

### IMPORTANT NOTICE, PLEASE READ CAREFULLY

The information in this data sheet is intended to describe the operation and characteristics of our products. JSCJ has the right to make any modification, enhancement, improvement, correction or other changes to any content in this data sheet, including but not limited to specification parameters, circuit design and application information, without prior notice.

Any person who purchases or uses JSCJ products for design shall: 1. Select products suitable for circuit application and design; 2. Design, verify and test the rationality of circuit design; 3. Procedures to ensure that the design complies with relevant laws and regulations and the requirements of such laws and regulations. JSCJ makes no warranty or representation as to the accuracy or completeness of the information contained in this data sheet and assumes no responsibility for the application or use of any of the products described in this data sheet.

Without the written consent of JSCJ, this product shall not be used in occasions requiring high quality or high reliability, including but not limited to the following occasions: medical equipment, military facilities and aerospace. JSCJ shall not be responsible for casualties or property losses caused by abnormal use or application of this product.

Official Website: www.jscj-elec.com

Copyright © JIANGSU CHANGJING ELECTRONICS TECHNOLOGY CO., LTD.