

# Low Power, 3.0kV rms Dual I<sup>2</sup>C Isolators

## FEATURES

- Bidirectional I<sup>2</sup>C communication
- Ultra-low power consumption
- Supports up to 2MHz operation
- Open-drain interfaces
  - Side 1 outputs with 3.5 mA sink current
  - Side 2 outputs with 35 mA sink current
- 3.0V to 5.5V supply/logic levels
- 3000Vrms for 1 minute per UL 1577
- CSA Component Acceptance Notice 5A
  - DIN VDE V 0884-11:2017-01
  - V<sub>IORM</sub> = 565V peak
- CQC certification per GB4943.1-2011
- AEC-Q100 qualification
- Wide temperature range: -40°C to 125°C
- RoHS-compliant, NB SOIC-8 package

## APPLICATIONS

- Isolated I<sup>2</sup>C, SMBus, PMBus interfaces
- Multilevel I<sup>2</sup>C interfaces
- Electric and Hybrid-Electric Vehicles
- Open-Drain Networks
- I<sup>2</sup>C Level Shifting
- Power supplies

## FUNCTIONAL BLOCK DIAGRAMS




Figure 1. M1251/1261 functional Block Diagram




Figure 2. M1251 Typical Application Circuit

## PIN CONFIGURATIONS AND FUNCTIONS

**M1251/1261 Pin Function Descriptions**

Pin No.	Name	Description
1	VDD1	Supply Voltage for Isolator Side 1.
2	SDA1	Serial data input / output, side 1.
3	SCL1	Serial clock input / output, side 1.
4	GND1	Ground 1. This pin is the ground reference for Isolator Side 1.
5	GND2	Ground 2. This pin is the ground reference for Isolator Side 2.
6	SCL2	Serial clock input / output, side 2.
7	SDA2	Serial data input / output, side 2.
8	VDD2	Supply Voltage for Isolator Side 2.




Figure 3. M1251/1261 Pin Configuration

## ABSOLUTE MAXIMUM RATINGS

**Table 1. Absolute Maximum Ratings<sup>1,2</sup>**

Parameter	Rating
Supply Voltages ( $V_{DD1-GND1}$ , $V_{DD2-GND2}$ )	-0.5 V to +7.0 V
Signal Voltage SDA1/SCL1	-0.5 V to $V_{DDx} + 0.5$ V
Signal Voltage SDA2/SCL2	-0.5 V to $V_{DDx} + 0.5$ V
Average Output Current SDA1/SCL1 ( $I_{O1}$ )	-20 mA to +20 mA
Average Output Current SDA2/SCL2 ( $I_{O2}$ )	-100 mA to +100 mA
Storage Temperature ( $T_{ST}$ ) Range	-55°C to +150°C
Maximum junction temperature $T_{J(MAX)}$	+150°C

Notes:

<sup>1</sup> All voltage values here within are with respect to the local ground pin (GND1 or GND2) and are peak voltage values.

<sup>2</sup> Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## RECOMMENDED OPERATING CONDITIONS

**Table 2. Recommended Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	$V_{DDx}$ <sup>1</sup>	3		5.5	V
Input/Output Signal Voltage ( $V_{SDA1}$ , $V_{SCL1}$ , $V_{SDA2}$ , $V_{SCL2}$ )		0		$V_{DDx}$ <sup>1</sup>	V
Low-level input voltage, side 1	$V_{IL1}$	0		0.47	V
High-level input voltage, side 1	$V_{IH1}$	$0.7 \cdot V_{DD1}$		$V_{DD1}$	V
Low-level input voltage, side 2	$V_{IL2}$	0		$0.3 \cdot V_{DD2}$	V
High-level input voltage, side 2	$V_{IH2}$	$0.7 \cdot V_{DD2}$		$V_{DD2}$	V
Output current, side 1	$I_{OL1}$	0.5		3.5	mA
Output current, side 2	$I_{OL2}$	0.5		35	mA
Capacitive load, side 1	C1			40	pF
Capacitive load, side 2	C2			400	pF
Operating frequency	$f_{MAX}$			2	MHz
Ambient Operating Temperature	$T_A$	-40		125	°C

Notes:

<sup>1</sup>  $V_{DDx}$  is the side voltage power supply  $V_{DD}$ , where x = 1 or 2.

**Truth Tables**
**Table 3. M1251/1261 Truth Table**

V <sub>ix</sub> Input <sup>1</sup>	V <sub>DD1</sub> State <sup>1</sup>	V <sub>DD0</sub> State <sup>1</sup>	V <sub>ox</sub> Output <sup>1</sup>
Low	Powered <sup>2</sup>	Powered <sup>2</sup>	Low
High	Powered <sup>2</sup>	Powered <sup>2</sup>	High Impedance
Open <sup>4</sup>	Powered <sup>2</sup>	Powered <sup>2</sup>	High Impedance
Don't Care	Unpowered <sup>3</sup>	Powered <sup>2</sup>	High Impedance
Don't Care	Powered <sup>2</sup>	Unpowered <sup>3</sup>	High Impedance

Notes:

<sup>1</sup> V<sub>ix</sub>/V<sub>ox</sub> are the input/output signals of a given channel (SDA or SCL). V<sub>DD1</sub>/V<sub>DD0</sub> are the supply voltages on the input/output signal sides of this given channel.

<sup>2</sup> Powered means V<sub>DDx</sub> ≥ 2.95 V

<sup>3</sup> Unpowered means V<sub>DDx</sub> < 2.30V

<sup>4</sup> Invalid input condition as an I<sup>2</sup>C system requires that a pullup resistor to V<sub>DD</sub> is connected.

## SPECIFICATIONS

### ELECTRICAL CHARACTERISTICS

**Table 4. DC Specifications**

 V<sub>DD1</sub> - V<sub>GND1</sub> = V<sub>DD2</sub> - V<sub>GND2</sub> = 3.3V<sub>DC</sub> ± 10% or 5V<sub>DC</sub> ± 10%, T<sub>A</sub> = 25°C, unless otherwise noted.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
<b>SIDE 1 LOGIC LEVELS</b>						
Voltage input threshold low, SDA1 and SCL1	V <sub>I LT1</sub>	470	510	570	mV	
Voltage input threshold high, SDA1 and SCL1	V <sub>I HT1</sub>	540	580	630	mV	
Voltage input hysteresis	V <sub>H YST1</sub>	50	70		mV	V <sub>I HT1</sub> - V <sub>I LT1</sub>
Low-level output voltage, SDA1 and SCL1	V <sub>O L1</sub>	650	720	800	mV	0.5 mA ≤ (I <sub>SDA1</sub> and I <sub>SCL1</sub> ) ≤ 3.5 mA
Low-level output voltage to high-level input voltage threshold difference, SDA1 and SCL1	ΔV <sub>O IT1</sub> <sup>1</sup>	60	120		mV	0.5 mA ≤ (I <sub>SDA1</sub> and I <sub>SCL1</sub> ) ≤ 3.5 mA
<b>SIDE 2 LOGIC LEVELS</b>						
Voltage input threshold low, SDA2 and SCL2	V <sub>I LT2</sub>	0.30* V <sub>DD2</sub>		0.42*V <sub>DD2</sub>	V	
Voltage input threshold high, SDA2 and SCL2	V <sub>I HT2</sub>	0.58* V <sub>DD2</sub>		0.69*V <sub>DD2</sub>	V	
Voltage input hysteresis	V <sub>H YST2</sub>	0.20* V <sub>DD2</sub>	0.28* V <sub>DD2</sub>		V	V <sub>I HT2</sub> - V <sub>I LT2</sub>
Low-level output voltage, SDA2 and SCL2	V <sub>O L2</sub>			0.4	V	0.5 mA ≤ (I <sub>SDA2</sub> and I <sub>SCL2</sub> ) ≤ 35 mA
<b>BOTH SIDES</b>						
Input leakage currents, SDA1, SCL1, SDA2, and SCL2	I <sub>IN</sub>		0.01	10	μA	V <sub>SDA1</sub> , V <sub>SCL1</sub> = V <sub>DD1</sub> ; V <sub>SDA2</sub> , V <sub>SCL2</sub> = V <sub>DD2</sub>
V <sub>DDx</sub> <sup>3</sup> Undervoltage Rising Threshold	V <sub>DDxUV+</sub>	2.45	2.75	2.95	V	
V <sub>DDx</sub> <sup>3</sup> Undervoltage Falling Threshold	V <sub>DDxUV-</sub>	2.30	2.60	2.80	V	
V <sub>DDx</sub> <sup>3</sup> Hysteresis	V <sub>DDxUVH</sub>		0.15		V	

Notes:

<sup>1</sup> ΔV<sub>O IT1</sub> = V<sub>O L1</sub> - V<sub>I HT1</sub>. This is the minimum difference between the output logic low level and the input logic threshold within a given component. This ensures that there is no possibility of the part latching up the bus to which it is connected.

<sup>2</sup> V<sub>DDx</sub> is the side voltage power supply V<sub>DD</sub>, where x = 1 or 2.

**Table 5. Quiescent Supply Current**
 $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3V_{DC} \pm 10\%$  or  $5V_{DC} \pm 10\%$ ,  $T_A = 25^\circ C$ , R1, R2 = Open; C1, C2 = Open (figure 17), unless otherwise noted. Test method refer to Figure 17.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
M1251 Quiescent Supply Current @ 5V <sub>DC</sub> Supply	I <sub>DD1</sub> (Q)		1.7	2.4	mA	VSDA1, VSCL1 = GND1; VSDA2, VSCL2 = GND2
	I <sub>DD2</sub> (Q)		1.4	2.1	mA	
	I <sub>DD1</sub> (Q)		1.5	2.3	mA	VSDA1, VSCL1 = VDD1; VSDA2, VSCL2 = VDD2
	I <sub>DD2</sub> (Q)		1.2	1.8	mA	
M1251 Quiescent Supply Current @ 3.3V <sub>DC</sub> Supply	I <sub>DD1</sub> (Q)		1.5	2.3	mA	VSDA1, VSCL1 = GND1; VSDA2, VSCL2 = GND2
	I <sub>DD2</sub> (Q)		1.2	1.8	mA	
	I <sub>DD1</sub> (Q)		1.5	2.3	mA	VSDA1, VSCL1 = VDD1; VSDA2, VSCL2 = VDD2
	I <sub>DD2</sub> (Q)		1.2	1.8	mA	
M1261 Quiescent Supply Current @ 5V <sub>DC</sub> Supply	I <sub>DD1</sub> (Q)		1.1	1.7	mA	VSDA1, VSCL1 = GND1; VSDA2, VSCL2 = GND2
	I <sub>DD2</sub> (Q)		1.2	1.8	mA	
	I <sub>DD1</sub> (Q)		1.2	1.8	mA	VSDA1, VSCL1 = VDD1; VSDA2, VSCL2 = VDD2
	I <sub>DD2</sub> (Q)		1.2	1.8	mA	
M1261 Quiescent Supply Current @ 3.3V <sub>DC</sub> Supply	I <sub>DD1</sub> (Q)		1.0	1.5	mA	VSDA1, VSCL1 = GND1; VSDA2, VSCL2 = GND2
	I <sub>DD2</sub> (Q)		1.1	1.7	mA	
	I <sub>DD1</sub> (Q)		1.1	1.7	mA	VSDA1, VSCL1 = VDD1; VSDA2, VSCL2 = VDD2
	I <sub>DD2</sub> (Q)		1.1	1.7	mA	

**Table 6. Switching Specifications**
 $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3V_{DC} \pm 10\%$  or  $5V_{DC} \pm 10\%$ ,  $T_A = 25^\circ C$ , unless otherwise noted. Test method refer to Figure 17.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Output Signal Fall Time SDA1, SCL1	t <sub>f1</sub>	10	18	30	ns	0.9 V <sub>DD1</sub> to 0.9 V; R1 = 1430 Ω, C1 = 40 pF, @ 5V <sub>DC</sub> supply
		9	16	28	ns	R1 = 953 Ω, C1 = 40 pF; @ 3.3V <sub>DC</sub> supply
		6	11	18	ns	0.7 V <sub>DD1</sub> to 0.3 V <sub>DD1</sub> ; R1 = 1430 Ω, C1 = 40 pF, @ 5V <sub>DC</sub> supply
		6	10	16	ns	R1 = 953 Ω, C1 = 40 pF; @ 3.3V <sub>DC</sub> supply
Output Signal Fall Time (SDA2, SCL2)	t <sub>f2</sub>	22	36	45	ns	0.9V <sub>DD2</sub> to 0.4V; R2 = 143 Ω, C2 = 400 pF, @ 5V <sub>DC</sub> supply
		20	31	42	ns	R2 = 95.3 Ω, C2 = 400 pF; @ 3.3V <sub>DC</sub> supply
		9	16	26	ns	0.7 V <sub>DD2</sub> to 0.3 V <sub>DD2</sub> ; R2 = 143 Ω, C2 = 400 pF, @ 5V <sub>DC</sub> supply
		8	14	23	ns	R2 = 95.3 Ω, C2 = 400 pF; @ 3.3V <sub>DC</sub> supply
Low-to-High Propagation Delay, Side 1 to Side 2	t <sub>pLH1-2</sub>		45	68	ns	0.55 V to 0.7 × V <sub>DD2</sub> ; R1 = 1430 Ω, R2 = 143 Ω, C1, C2 = 10 pF; @ 5V <sub>DC</sub> supply
			38	57	ns	R1 = 953 Ω, R2 = 95.3 Ω, C1, C2 = 10 pF; @ 3.3V <sub>DC</sub> supply
High-to-Low Propagation Delay, Side 1 to Side 2	t <sub>pHL1-2</sub>		67	100	ns	0.7 V to 0.4 V; R1 = 1430 Ω, R2 = 143 Ω, C1, C2 = 10 pF; @ 5V <sub>DC</sub> supply
			64	96	ns	R1 = 953 Ω, R2 = 95.3 Ω, C1, C2 = 10 pF; @ 3.3V <sub>DC</sub> supply
Pulse Width Distortion [t <sub>pHL1-2</sub> – t <sub>pLH1-2</sub> ]	PWD1-2		22	32	ns	R1 = 1430 Ω, R2 = 143 Ω, C1, C2 = 10 pF; @ 5V <sub>DC</sub> supply
			26	39	ns	R1 = 953 Ω, R2 = 95.3 Ω, C1, C2 = 10 pF; @ 3.3V <sub>DC</sub> supply

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Low-to-High Propagation Delay, Side 2 to Side 1	t <sub>PLH2-1</sub>		44	62	ns	0.4 × V <sub>DD2</sub> to 0.7 × V <sub>DD1</sub> ; R1 = 1430 Ω, R2 = 143 Ω, C1, C2 = 10 pF; @ 5V <sub>DC</sub> supply
			42	56	ns	R1 = 953 Ω, R2 = 95.3 Ω, C1, C2 = 10 pF; @ 3.3V <sub>DC</sub> supply
High-to-Low Propagation Delay, Side 2 to Side 1	t <sub>PHL2-1</sub>		52	78	ns	0.4 × V <sub>DD2</sub> to 0.9 V; R1 = 1430 Ω, R2 = 143 Ω, C1, C2 = 10 pF; @ 5V <sub>DC</sub> supply
			57	86	ns	R1 = 953 Ω, R2 = 95.3 Ω, C1, C2 = 10 pF; @ 3.3V <sub>DC</sub> supply
Pulse Width Distortion [t <sub>PHL2-1</sub> – t <sub>PLH2-1</sub> ]	PWD2-1		8	16	ns	R1 = 1430 Ω, R2 = 143 Ω, C1, C2 = 10 pF; @ 5V <sub>DC</sub> supply
			15	30	ns	R1 = 953 Ω, R2 = 95.3 Ω, C1, C2 = 10 pF; @ 3.3V <sub>DC</sub> supply
Round-trip propagation delay on Side 1	t <sub>LOOP1</sub>		104	156	ns	0.4 V to 0.3 × V <sub>DD1</sub> ; R1 = 1430 Ω, R2 = 143 Ω, C1, C2 = 10 pF; @ 5V <sub>DC</sub> supply
			88	132	ns	R1 = 953 Ω, R2 = 95.3 Ω, C1, C2 = 10 pF; @ 3.3V <sub>DC</sub> supply
Common-Mode Transient Immunity <sup>2</sup>	CMTI		120		kV/μs	V <sub>IN</sub> = V <sub>DDx</sub> <sup>1</sup> or 0V, V <sub>CM</sub> = 1000 V.
ESD (HBM - Human body model)	ESD		±6		kV	

Notes:

<sup>1</sup> V<sub>DDx</sub> is the side voltage power supply V<sub>DD</sub>, where x = 1 or 2.

<sup>2</sup> See Figure 21 for Common-mode transient immunity (CMTI) measurement.

## INSULATION AND SAFETY RELATED SPECIFICATIONS

Table 7. Insulation Specifications

Parameter	Symbol	Value	Unit	Test Conditions/Comments
		M1251/1261		
Rated Dielectric Insulation Voltage		3000	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L (CLR)	4	mm min	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L (CRP)	4	mm min	Measured from input terminals to output terminals, shortest distance path along body
Minimum Clearance in the Plane of the Printed Circuit Board (PCB Clearance)	L (PCB)	4.5	mm min	Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCB mounting plane
Minimum Internal Gap (Internal Clearance)		21	μm min	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>400	V	DIN IEC 112/VDE 0303 Part 1
Material Group		II		Material Group (DIN VDE 0110, 1/89, Table 1)

## PACKAGE CHARACTERISTICS

Table 8. Package Characteristics

Parameter	Symbol	Typical Value	Unit	Test Conditions/Comments
		ISO1541/1551		
Resistance (Input to Output) <sup>1</sup>	R <sub>i-o</sub>	10 <sup>11</sup>	Ω	
Capacitance (Input to Output) <sup>1</sup>	C <sub>i-o</sub>	1.5	pF	@1MHz
Input Capacitance <sup>2</sup>	C <sub>i</sub>	7	pF	@1MHz

Parameter	Symbol	Typical Value	Unit	Test Conditions/Comments
		M1251/1261		
IC Junction to Ambient Thermal Resistance	$\theta_{JA}$	100	$^{\circ}\text{C}/\text{W}$	Thermocouple located at center of package underside

Notes:

<sup>1</sup>The device is considered a 2-terminal device; SOIC-8 Pin 1 - Pin 4 are shorted together as the one terminal, and SOIC-8 Pin 5 - Pin 8 are shorted together as the other terminal.

<sup>2</sup>Testing from the input signal pin to ground.

### DIN V VDE V 0884-11 (VDE V 0884-11) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Protective circuits ensure the maintenance of the safety data. The \* marking on packages denotes DIN V VDE V 0884-11 approval.

**Table 9. VDE Insulation Characteristics**

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
			M1251/1261	
Installation Classification per DIN VDE 0110 For Rated Mains Voltage $\leq 150$ V rms For Rated Mains Voltage $\leq 300$ V rms For Rated Mains Voltage $\leq 400$ V rms Climatic Classification Pollution Degree per DIN VDE 0110, Table 1			I to IV I to III I to III 40/105/21 2	
Maximum repetitive peak isolation voltage	$V_{IORM} \times 1.5 = V_{pd(m)}$ , 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC	$V_{IORM}$	565	V peak
Input to Output Test Voltage, Method B1		$V_{pd(m)}$	848	V peak
Input to Output Test Voltage, Method A After Environmental Tests Subgroup 1	$V_{IORM} \times 1.3 = V_{pd(m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	$V_{pd(m)}$	735	V peak

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
			ISO1541/1551	
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd(m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	$V_{pd(m)}$	678	V peak
Highest Allowable Overvoltage		$V_{IOTM}$	4200	V peak
Surge Isolation Voltage Basic	Basic insulation, 1.2 $\mu$ s rise time, 50 $\mu$ s, 50% fall time, $V_{TEST} = 1.3 \times V_{IOSM}$ (qualification)	$V_{IOSM}$	3615	V peak
Surge Isolation Voltage Reinforced		$V_{IOSM}$		V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 4)			
Maximum Junction Temperature		$T_S$	150	$^{\circ}$ C
Maximum Power Dissipation at 25 $^{\circ}$ C		$P_S$	1.25	W
Insulation Resistance at $T_S$		$R_S$	>10 <sup>9</sup>	$\Omega$
	$V_{IO} = 500$ V			

Typical Thermal Characteristic




Figure 4. Thermal Derating Curve, Dependence of Safety Limiting Values with Ambient Temperature per VDE




Figure 5. Side 1: Output Low Voltage vs Free-Air Temperature




Figure 6. Side 1: Output Fall Time vs Free-Air Temperature




Figure 7. Side 1: Output Fall Time vs Free-Air Temperature




Figure 8. Side 2: Output Fall Time vs Free-Air Temperature




Figure 9. Side 2: Output Fall Time vs Free-Air Temperature




Figure 10. tPLH1-2 Propagation Delay vs Free-Air Temperature




Figure 11. tPHL1-2 Propagation Delay vs Free-Air Temperature




Figure 12. tPLH1-2 Propagation Delay vs Free-Air Temperature






Figure13.  $t_{PHL2-1}$  Propagation Delay vs Free-Air Temperature




Figure14.  $t_{PHL2-1}$  Propagation Delay vs Free-Air Temperature




Figure15.  $t_{PHL2-1}$  Propagation Delay vs Free-Air Temperature




Figure16.  $t_{LOOP1}$  vs Free-Air Temperature

PARAMETER MEASUREMENT INFORMATION




Figure 17. Test Diagram




Figure 18.  $t_{loop1}$  Setup and Timing Diagram




Figure 19. Common-Mode Transient Immunity Test Circuit

## APPLICATIONS INFORMATION

### Overview

The inter-integrated circuit (I<sup>2</sup>C) bus is a single-ended, two wire bus for efficient inter-IC communication and is used in a wide range of applications. The I<sup>2</sup>C bus is used for communication between multiple masters or a single master and slaves. The master device controls the serial clock line (SCL) and data is bidirectional transferred on the serial data line (SDA) between master and slaves. The I<sup>2</sup>C bus can theoretically add up to 112 communication nodes, however, the number of nodes will increase the load capacitance on the bus, thereby limiting the communication distances and communication speeds. In applications, tradeoffs are often made between communication speeds, bus length, and number of nodes based on actual conditions.

The I<sup>2</sup>C bus supports data transmission in four speeds: standard mode (up to 100Kbps), fast mode (up to 400Kbps), fast mode plus (up to 1Mbps), and high-speed mode (up to 3.4Mbps). The M1251/1261 devices support all the above four communication modes.

### FUNCTIONAL DESCRIPTION

The M1251/1261 devices are low-power bidirectional isolators compatible with the I<sup>2</sup>C interface and are based on **iDivider**® technology from 2PaiSemi. These devices have logic input and output buffers that are separated by using a silicon dioxide (SiO<sub>2</sub>) barrier. These devices block high voltages and prevent noise currents from entering the control side ground, avoiding circuit interference and damaging sensitive components. Each channel output of the ISO1251/1261 devices is made open-drain to comply with the open-drain technology of I<sup>2</sup>C. Serial data line (SDA) and serial clock line (SCL) need to add pull-up resistors to ensure normal operation of the system. It is recommended that side 1 of the I<sup>2</sup>C isolator be connected to the processor and sides 2 to the bus when there are multiple nodes on the I<sup>2</sup>C bus as side 2 support up to 400 pF capacitance load.

The M1251 devices feature two bidirectional channels that have open-drain outputs, As shown in Figure 20. As a logic low on one side causes the corresponding pin on the other side to be pulled low, to avoid data-latching within the device, The output logic low (VOL1) voltages of SDA1 and SCL1 are at least 60mV higher than the input threshold high (VIHT1) of SDA1 and SCL1, As shown in Figure 21.

Because the Side 2 logic levels/thresholds are standard I<sup>2</sup>C values, multiple M1251/1261 devices connected to a bus by their Side 2 pins can communicate with each other and with other I<sup>2</sup>C compatible devices. However, because the Side 1 pin has a modified output level/ input threshold, this side of the M1251/1261 can communicate only with devices that conform to the I<sup>2</sup>C standard.

The output low voltages of M1251/1261 devices are guaranteed for sink currents of up to 35mA for side 2, and 3.5mA for side 1.

To enhance system reliability, it is recommended to connect the node with larger load capacitance and longer wires on side 2 for point-to-point communication.




Figure 20. M1261 system operation diagram




Figure 21. M1251/1261 side 1 voltage Diagram

### TYPICAL APPLICATION DIAGRAM

Figure 22 shows a typical application circuit including the pull-up resistors required for both Side 1 and Side 2. Bypass capacitors with values from 0.1μF to 10μF are required between V<sub>DD1</sub> and GND1 and between V<sub>DD2</sub> and GND2. To enhance the robustness of a design, the user may connect a resistor (50-200 Ω) in series between R2 and C1 and between R3 and C2 if the system is excessively noisy.

The M1251/1261 are designed for operation at speeds up to 2 MHz. Due to the limited current available on side 1 and side2, operation at 2MHz limits the capacitance that can be driven at the minimum pull-up value to 40pF and 400pF.

Most applications operate at 100 kbps in standard mode or 400 kbps in fast mode. At these lower operating speeds, the limitation on the load capacitance can be significantly relaxed. If larger values for the pull up resistor are used, the maximum supported capacitance must be scaled down proportionately so that the rise time does not increase beyond the values required by the standard.





Figure 22. Typical Isolated I<sup>2</sup>C Interface Using the M1251

## OUTLINE DIMENSIONS



Notes:


ALL DIMENSIONS REFER TO JEDEC STANDARD MS-012 AA

DO NOT INCLUDE MOLD FLASH OR PROTRUSION.

Figure 23. 8-Lead Narrow Body SOIC [NB SOIC-8] Outline Package – dimension unit(mm)

## REEL INFORMATION

8-Lead Narrow Body SOIC [NB SOIC-8]



Note: The Pin 1 of the chip is in the quadrant Q1

Figure 24. 8-Lead Narrow Body SOIC [NB SOIC-8] Reel Information— dimension unit(mm)