

Remote 8-bit I/O expander for I²C-bus (compatible to PCF8574&TCA9554)


The device consists of an 8-bit quasi-bidirectional port and an I2C-bus interface. The HT8574B has a low current consumption and includes latched outputs with high current drive capability for directly driving LEDs. It also possesses an interrupt line (INT) which can be connected to the interrupt logic of the microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I2C-bus. This means that the HT8574B can remain a simple slave device. The HT8574B and HT8574A versions differ only in their slave address as shown in Fig.10.

1 FEATURES

- Operating supply voltage 2.5 to 6 V
- Low standby current consumption of 10 $\mu A\,maximum$ -
- I²C-bus to parallel port expander
- Open-drain interrupt output
- 8-bit remote I/O port for the I²C-bus
- · Compatible with most microcontrollers
- Latched outputs with high current drive capability for directly driving LEDs
- Address by 3 hardware address pins for use of up to 8 devices (up to 16 with HT8574A)
- DIP16,SSOP16 or space-saving WSOP16 or TSSOP20 packages.

2 GENERAL DESCRIPTION

The HT8574B is a silicon CMOS circuit. It provides general purpose remote I/O expansion for most microcontroller families via the two-line bidirectional bus (I²C-bus).




3 ORDERING INFORMATION

| TYPE NUMBER | | PACKAGE | | | | |
|---------------------------|---------|---|---------|--|--|--|
| ITPE NOWBER | NAME | DESCRIPTION | VERSION | | | |
| HT8574BNZ; HT8574ANZ | DIP16 | plastic dual in-line package; 16 leads (300 mil) | B&A | | | |
| HT8574BRWZ; HT8574ARWZ | WSO16 | plastic small outline package; 16 leads; body width 7.5 mm | B&A | | | |
| HT8574BRTZ HT8574ARTZ | TSSOP20 | plastic shrink small outline package; 20 leads; body width 4.4 mm | B&A | | | |
| HT8574BRSZ HT8574ARSZ | SSOP16 | plastic shrink small outline package; 20 leads; body width 3.9 mm | B&A | | | |



4 BLOCK DIAGRAM







5 PINNING

5.1 DIP16 and SO16 packages

| SYMBOL | PIN | DESCRIPTION | |
|-----------------|-----|-------------------------------|--|
| A0 | 1 | address input 0 | |
| A1 | 2 | address input 1 | |
| A2 | 3 | address input 2 | |
| P0 | 4 | quasi-bidirectional I/O 0 | |
| P1 | 5 | quasi-bidirectional I/O 1 | |
| P2 | 6 | quasi-bidirectional I/O 2 | |
| P3 | 7 | quasi-bidirectional I/O 3 | |
| V _{SS} | 8 | supply ground | |
| P4 | 9 | quasi-bidirectional I/O 4 | |
| P5 | 10 | quasi-bidirectional I/O 5 | |
| P6 | 11 | quasi-bidirectional I/O 6 | |
| P7 | 12 | quasi-bidirectional I/O 7 | |
| INT | 13 | interrupt output (active LOW) | |
| SCL | 14 | serial clock line | |
| SDA | 15 | serial data line | |
| V _{DD} | 16 | supply voltage | |








5.2 TSSOP20 package

| SYMBOL | PIN | DESCRIPTION | |
|-----------------|-----|-------------------------------|--|
| INT | 1 | interrupt output (active LOW) | |
| SCL | 2 | serial clock line | |
| n.c. | 3 | not connected | |
| SDA | 4 | serial data line | |
| V _{DD} | 5 | supply voltage | |
| A0 | 6 | address input 0 | |
| A1 | 7 | address input 1 | |
| n.c. | 8 | not connected | |
| A2 | 9 | address input 2 | |
| P0 | 10 | quasi-bidirectional I/O 0 | |
| P1 | 11 | quasi-bidirectional I/O 1 | |
| P2 | 12 | quasi-bidirectional I/O 2 | |
| n.c. | 13 | not connected | |
| P3 | 14 | quasi-bidirectional I/O 3 | |
| V _{SS} | 15 | supply ground | |
| P4 | 16 | quasi-bidirectional I/O 4 | |
| P5 | 17 | quasi-bidirectional I/O 5 | |
| n.c. | 18 | not connected | |
| P6 | 19 | quasi-bidirectional I/O 6 | |
| P7 | 20 | quasi-bidirectional I/O 7 | |





6 CHARACTERISTICS OF THE I²C-BUS

The I²C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

6.1 Bit transfer


One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Fig.5).


6.2 Start and stop conditions


Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P) (see Fig.6).

6.3 System configuration

A device generating a message is a 'transmitter', a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Fig.7).










6.4 Acknowledge

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit (see Fig.8). The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception


of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by **not** generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.






7 FUNCTIONAL DESCRIPTION



7.1 Addressing

For addressing see Figs 10, 11 and 12.



Each of the HT8574B's eight I/Os can be independently used as an input or output. Input data is transferred from the port to the microcontroller by the READ mode (see Fig.12). Output data is transmitted to the port by the WRITE mode (see Fig.11).



HTCSEMI 海天恐







Fig.12 READ mode (input).

A LOW-to-HIGH transition of SDA, while SCL is HIGH is defined as the stop condition (P). Transfer of data can be stopped at any moment by a stop condition. When this occurs, data present at the last acknowledge phase is valid (output mode). Input data is lost.



I



7.2 Interrupt output

The HT8574B provides an open-drain output (\overline{INT}) which can be fed to a corresponding input of the microcontroller (see Figs 13 and 14). This gives these chips a type of master function which can initiate an action elsewhere in the system.

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time t_{iv} the signal \overline{INT} is valid.

Resetting and reactivating the interrupt circuit is achieved when data on the port is changed to the original setting or data is read from or written to the port which has generated the interrupt.

Resetting occurs as follows:


- In the READ mode at the acknowledge bit after the rising edge of the SCL signal
- In the WRITE mode at the acknowledge bit after the HIGH-to-LOW transition of the SCL signal


• Interrupts which occur during the acknowledge clock pulse may be lost (or very short) due to the resetting of the interrupt during this pulse.

Each change of the I/Os after resetting will be detected and, after the next rising clock edge, will be transmitted as INT. Reading from or writing to another device does not affect the interrupt circuit.

7.3 Quasi-bidirectional I/Os


A quasi-bidirectional I/O can be used as an input or output without the use of a control signal for data direction (see Fig.15). At power-on the I/Os are HIGH. In this mode only a current source to V_{DD} is active. An additional strong pull-up to V_{DD} allows fast rising edges into heavily loaded outputs. These devices turn on when an output is written HIGH, and are switched off by the negative edge of SCL. The I/Os should be HIGH before being used as inputs.







HTCSEMI 海天怼



I



8 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
|------------------|------------------------------|--------------|-----------------------|------|
| V _{DD} | supply voltage | -0.5 | +7.0 | V |
| VI | input voltage | $V_{SS}-0.5$ | V _{DD} + 0.5 | V |
| lı | DC input current | - | ±20 | mA |
| lo | DC output current | _ | ±25 | mA |
| I _{DD} | supply current | _ | ±100 | mA |
| I _{SS} | supply current | _ | ±100 | mA |
| P _{tot} | total power dissipation | _ | 400 | mW |
| Po | power dissipation per output | _ | 100 | mW |
| T _{stg} | storage temperature | -65 | +150 | °C |
| T _{amb} | ambient temperature | -40 | +85 | °C |

9 HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However it is good practice to take normal precautions appropriate to handling MOS devices (see "Handling MOS devices").

10 DC CHARACTERISTICS

 V_{DD} = 2.5 to 6 V; V_{SS} = 0 V; T_{amb} = -40 to +85 °C; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|------------------|--------------------------|--|-------------|------|-----------------------|------|
| Supply | | | | | | |
| V _{DD} | supply voltage | | 2.5 | - | 6.0 | V |
| I _{DD} | supply current | operating mode; $V_{DD} = 6 V$; no load; $V_I = V_{DD}$ or V_{SS} ; $f_{SCL} = 100 \text{ kHz}$ | - | 40 | 100 | μA |
| I _{stb} | standby current | standby mode; $V_{DD} = 6 V$; no load; $V_I = V_{DD}$ or V_{SS} | - | 2.5 | 10 | μA |
| V _{POR} | Power-on resetvoltage | $V_{DD} = 6 V$; no load; $V_I = V_{DD} \text{ or } V_{SS}$; note 1 | - | 1.3 | 2.4 | V |
| Input SCL; | input/output SDA | | | | · | |
| V _{IL} | LOW level input voltage | | -0.5 | - | +0.3V _{DD} | V |
| V _{IH} | HIGH level input voltage | | $0.7V_{DD}$ | - | V _{DD} + 0.5 | V |
| I _{OL} | LOW level output current | V _{OL} = 0.4 V | 3 | - | - | mA |
| IL | leakage current | $V_I = V_{DD} \text{ or } V_{SS}$ | -1 | - | +1 | μA |
| Ci | input capacitance | $V_I = V_{SS}$ | - | _ | 7 | pF |



| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|--------------------------|--|--|-------------|------|-----------------------|------|
| I/Os | | | • | | | |
| V _{IL} | LOW level input voltage | | -0.5 | - | +0.3V _{DD} | V |
| V _{IH} | HIGH level input voltage | | $0.7V_{DD}$ | _ | V _{DD} + 0.5 | V |
| I _{IHL(max)} | maximum allowed input current through protection diode | $V_I \ge V_{DD} \text{ or } V_I \le V_{SS}$ | - | - | ±400 | μA |
| I _{OL} | LOW level output current | $V_{OL} = 1 V; V_{DD} = 5 V$ | 10 | 25 | - | mA |
| I _{OH} | HIGH level output current | $V_{OH} = V_{SS}$ | 30 | _ | 300 | μA |
| I _{OHt} | transient pull-up current | HIGH during acknowledge (see Fig.15); $V_{OH} = V_{SS}$; $V_{DD} = 2.5 V$ | - | -1 | _ | mA |
| Ci | input capacitance | | _ | _ | 10 | pF |
| Co | output capacitance | | _ | _ | 10 | pF |
| Port timing | ; $C_L \le 100 \text{ pF}$ (see Figs 11 ar | d 12) | | | | |
| t _{pv} | output data valid | | _ | - | 4 | μs |
| t _{su} | input data set-up time | | 0 | - | - | μs |
| t _h | input data hold time | | 4 | - | - | μs |
| Interrupt IN | T (see Fig.14) | | | | | |
| l _{OL} | LOW level output current | V _{OL} = 0.4 V | 1.6 | _ | - | mA |
| IL | leakage current | $V_{I} = V_{DD} \text{ or } V_{SS}$ | -1 | _ | +1 | μA |
| Timing; C _L ≤ | 100 pF | · | | | | |
| t _{iv} | input data valid time | | - | _ | 4 | μS |
| t _{ir} | reset delay time | | _ | _ | 4 | μs |
| Select inpu | ts A0 to A2 | | | | | |
| V _{IL} | LOW level input voltage | | -0.5 | - | +0.3V _{DD} | V |
| V _{IH} | HIGH level input voltage | | $0.7V_{DD}$ | _ | V _{DD} + 0.5 | V |
| ILI | input leakage current | pin at V _{DD} or V _{SS} | -250 | _ | +250 | nA |

Note

1. The Power-on reset circuit resets the I²C-bus logic at $V_{DD} < V_{POR}$ and sets all I/Os to logic 1 (with current source to V_{DD}).




11 I²C-BUS TIMING CHARACTERISTICS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT | |
|--------------------------|--|------|------|------|------|--|
| I ² C-bus tin | I ² C-bus timing (see Fig.16; note 1) | | | | | |
| f _{SCL} | SCL clock frequency | _ | - | 100 | kHz | |
| t _{SW} | tolerable spike width on bus | - | - | 100 | ns | |
| t _{BUF} | bus free time | 4.7 | - | - | μs | |
| t _{SU;STA} | START condition set-up time | 4.7 | - | - | μs | |
| t _{HD;STA} | START condition hold time | 4.0 | - | - | μS | |
| t _{LOW} | SCL LOW time | 4.7 | - | - | μs | |
| t _{HIGH} | SCL HIGH time | 4.0 | - | - | μs | |
| tr | SCL and SDA rise time | - | - | 1.0 | μs | |
| t _f | SCL and SDA fall time | - | - | 0.3 | μs | |
| t _{SU;DAT} | data set-up time | 250 | - | - | ns | |
| t _{HD;DAT} | data hold time | 0 | - | - | ns | |
| t _{VD;DAT} | SCL LOW to data out valid | - | - | 3.4 | μs | |
| t _{SU;STO} | STOP condition set-up time | 4.0 | - | - | μS | |

Note

1. All the timing values are valid within the operating supply voltage and ambient temperature range and refer to V_{IL} and V_{IH} with an input voltage swing of V_{SS} to V_{DD} .







SOT38-4

12 PACKAGE OUTLINES

DIP16: plastic dual in-line package; 16 leads (300 mil)









WSOP16: plastic small outline package; 16 leads; body width 7.5 mm



SSOP16: plastic small outline package; 16 leads; body width 3.9 mm




| | 4 |
|----------|------|
| | h |
| N | 0.25 |
| | |
| | |
| | |



SECTION B-B

| SYMBOL | M | ILLIMET | ER |
|--------|----------|---------|-------|
| STMBOL | MIN | NOM | MAX |
| А | | _ | 1.75 |
| A1 | 0.10 | _ | 0.225 |
| A2 | 1.30 | 1.40 | 1.50 |
| A3 | 0.55 | 0.60 | 0.65 |
| b | 0.23 | | 0.31 |
| b1 | 0.22 | 0.25 | 0.28 |
| с | 0.20 | | 0.24 |
| c1 | 0.19 | 0.20 | 0.21 |
| D | 4.80 | 4.90 | 5.00 |
| Е | 5.80 | 6.00 | 6.20 |
| E1 | 3.80 | 3.90 | 4.00 |
| e | 0.635BSC | | |
| h | 0.25 | | 0.50 |
| L | 0.50 | 0.65 | 0.80 |
| L1 | 1.05REF | | |
| θ | 0 | | 8° |





TSSOP20: plastic shrink small outline package; 20 leads; body width 4.4 mm



13 SOLDERING

13.1 Introduction

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mount components are mixed on one printed-circuit board. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

13.2 Through-hole mount packages

13.2.1 SOLDERING BY DIPPING OR BY SOLDER WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be incontact with the joints for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature $(T_{stg(max)})$. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

13.2.2 MANUAL SOLDERING

Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

13.3 Surface mount packages

13.3.1 REFLOW SOLDERING

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method. Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

13.3.2 WAVE SOLDERING

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

13.3.3 MANUAL SOLDERING

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.



14 DATA SHEET STATUS

| LEVEL | DATA SHEET STATUS ⁽¹⁾ | PRODUCT STATUS ⁽²⁾⁽³⁾ | DEFINITION |
|-------|-------------------------------------|-------------------------------------|---|
| 1 | Objective data | Development | This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. |
| 11 | Preliminary data | Qualification | This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. |
| | Product data | Production | This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process ChangeNotification (CPCN). |

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.HTCSEMI.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

15 DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

16 DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.