



PCA9675

Remote 16-bit I/O expander for Fm+ I²C-bus with interrupt

Rev. 2 — 3 October 2011

Product data sheet

1. General description

The PCA9675 provides general purpose remote I/O expansion for most microcontroller families via the two-line bidirectional bus (I²C-bus) and is a part of the Fast-mode Plus family.

The PCA9675 is a drop in upgrade for the PCF8575 providing higher Fast-mode Plus (Fm+) I²C-bus speeds (1 MHz versus 400 kHz) so that the output can support PWM dimming of LEDs, higher I²C-bus drive (30 mA versus 3 mA) so that many more devices can be on the bus without the need for bus buffers, higher total package sink capacity (400 mA versus 100 mA) that supports having all 25 mA LEDs on at the same time and more device addresses (64 versus 8) are available to allow many more devices on the bus without address conflicts.

The device consists of a 16-bit quasi-bidirectional port and an I²C-bus interface. The PCA9675 has a low current consumption and includes latched outputs with high current drive capability for directly driving LEDs.

It also possesses an interrupt line ($\overline{\text{INT}}$) which can be connected to the interrupt logic of the microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I²C-bus. The internal Power-On Reset (POR) or software reset sequence initializes the I/Os as inputs.

2. Features and benefits

- 1 MHz I²C-bus interface
- Compliant with the I²C-bus Fast and Standard modes
- SDA with 30 mA sink capability for 4000 pF buses
- 2.3 V to 5.5 V operation with 5.5 V tolerant I/Os
- 16-bit remote I/O pins that default to inputs at power-up
- Latched outputs with 25 mA sink capability for directly driving LEDs
- Total package sink capability of 400 mA
- Active LOW open-drain interrupt output
- 64 programmable slave addresses using 3 address pins
- Readable device ID (manufacturer, device type, and revision)
- Low standby current
- -40 °C to +85 °C operation
- ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC standard JESD78 which exceeds 100 mA



- Packages offered: SO24, TSSOP24, HVQFN24, DHVQFN24

3. Applications

- LED signs and displays
- Servers
- Industrial control
- PLCs
- Cellular telephones
- Gaming machines
- Instrumentation and test measurement

4. Ordering information

Table 1. Ordering information

| Type number | Topside mark | Package | | Version |
|-------------|--------------|----------|--|----------|
| | | Name | Description | |
| PCA9675D | PCA9675D | SO24 | plastic small outline package; 24 leads; body width 7.5 mm | SOT137-1 |
| PCA9675PW | PCA9675PW | TSSOP24 | plastic thin shrink small outline package; 24 leads; body width 4.4 mm | SOT355-1 |
| PCA9675BQ | 9675 | DHVQFN24 | plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body 3.5 × 5.5 × 0.85 mm | SOT815-1 |
| PCA9675BS | 9675 | HVQFN24 | plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 × 4 × 0.85 mm | SOT616-1 |

5. Block diagram




Fig 1. Block diagram of PCA9675





Fig 2. Simplified schematic diagram of P00 to P17

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 2. Pin description

| Symbol | Pin | | Description |
|-------------------------|----------------------------|------------------|-------------------------------|
| | SO24, TSSOP24, DHVQFN24 | HVQFN24 | |
| $\overline{\text{INT}}$ | 1 | 22 | interrupt output (active LOW) |
| AD1 | 2 | 23 | address input 1 |
| AD2 | 3 | 24 | address input 2 |
| P00 | 4 | 1 | quasi-bidirectional I/O 00 |
| P01 | 5 | 2 | quasi-bidirectional I/O 01 |
| P02 | 6 | 3 | quasi-bidirectional I/O 02 |
| P03 | 7 | 4 | quasi-bidirectional I/O 03 |
| P04 | 8 | 5 | quasi-bidirectional I/O 04 |
| P05 | 9 | 6 | quasi-bidirectional I/O 05 |
| P06 | 10 | 7 | quasi-bidirectional I/O 06 |
| P07 | 11 | 8 | quasi-bidirectional I/O 07 |
| V _{SS} | 12 ^[1] | 9 ^[1] | supply ground |
| P10 | 13 | 10 | quasi-bidirectional I/O 10 |
| P11 | 14 | 11 | quasi-bidirectional I/O 11 |
| P12 | 15 | 12 | quasi-bidirectional I/O 12 |
| P13 | 16 | 13 | quasi-bidirectional I/O 13 |
| P14 | 17 | 14 | quasi-bidirectional I/O 14 |
| P15 | 18 | 15 | quasi-bidirectional I/O 15 |
| P16 | 19 | 16 | quasi-bidirectional I/O 16 |
| P17 | 20 | 17 | quasi-bidirectional I/O 17 |
| AD0 | 21 | 18 | address input 0 |
| SCL | 22 | 19 | serial clock line input |
| SDA | 23 | 20 | serial data line input/output |
| V _{DD} | 24 | 21 | supply voltage |

- [1] HVQFN24 and DHVQFN24 package die supply ground is connected to both the V_{SS} pin and the exposed center pad. The V_{SS} pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board-level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board, and for proper heat conduction through the board thermal vias need to be incorporated in the PCB in the thermal pad region.

7. Functional description

Refer to [Figure 1 “Block diagram of PCA9675”](#).

7.1 Device address

Following a START condition, the bus master must send the address of the slave it is accessing and the operation it wants to perform (read or write). The address of the PCA9675 is shown in [Figure 7](#). Slave address pins AD2, AD1, and AD0 choose 1 of 64 slave addresses. To conserve power, no internal pull-up resistors are incorporated on AD2, AD1, and AD0. Address values depending on AD2, AD1, and AD0 can be found in [Table 3 “PCA9675 address map”](#).

Remark: The General Call address (0000 0000b) and the Device ID address (1111 100Xb) are reserved and cannot be used as device address. Failure to follow this requirement will cause the PCA9675 not to acknowledge.

Remark: Reserved I²C-bus addresses must be used with caution since they can interfere with:

- “reserved for future use” I²C-bus addresses (0000 011, 1111 101, 1111 110, 1111 111)
- slave devices that use the 10-bit addressing scheme (1111 0xx)
- High speed mode (Hs-mode) master code (0000 1xx)




Fig 7. PCA9675 address

The last bit of the first byte defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

When AD2, AD1 and AD0 are held to V_{DD} or V_{SS}, the same address as the PCF8575 is applied.

7.1.1 Address maps

Table 3. PCA9675 address map

| AD2 | AD1 | AD0 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | Address (hex) |
|-----------------|-----|-----------------|----|----|----|----|----|----|----|---------------|
| V _{SS} | SCL | V _{SS} | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 20h |
| V _{SS} | SCL | V _{DD} | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 22h |
| V _{SS} | SDA | V _{SS} | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 24h |
| V _{SS} | SDA | V _{DD} | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 26h |
| V _{DD} | SCL | V _{SS} | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 28h |
| V _{DD} | SCL | V _{DD} | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 2Ah |
| V _{DD} | SDA | V _{SS} | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 2Ch |
| V _{DD} | SDA | V _{DD} | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 2Eh |

Table 3. PCA9675 address map ...continued

| AD2 | AD1 | AD0 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | Address (hex) |
|-----------------|-----------------|-----------------|----|----|----|----|----|----|----|---------------|
| V _{SS} | SCL | SCL | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 30h |
| V _{SS} | SCL | SDA | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 32h |
| V _{SS} | SDA | SCL | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 34h |
| V _{SS} | SDA | SDA | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 36h |
| V _{DD} | SCL | SCL | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 38h |
| V _{DD} | SCL | SDA | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 3Ah |
| V _{DD} | SDA | SCL | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 3Ch |
| V _{DD} | SDA | SDA | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 3Eh |
| V _{SS} | V _{SS} | V _{SS} | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 40h |
| V _{SS} | V _{SS} | V _{DD} | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 42h |
| V _{SS} | V _{DD} | V _{SS} | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 44h |
| V _{SS} | V _{DD} | V _{DD} | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 46h |
| V _{DD} | V _{SS} | V _{SS} | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 48h |
| V _{DD} | V _{SS} | V _{DD} | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 4Ah |
| V _{DD} | V _{DD} | V _{SS} | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 4Ch |
| V _{DD} | V _{DD} | V _{DD} | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 4Eh |
| V _{SS} | V _{SS} | SCL | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 50h |
| V _{SS} | V _{SS} | SDA | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 52h |
| V _{SS} | V _{DD} | SCL | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 54h |
| V _{SS} | V _{DD} | SDA | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 56h |
| V _{DD} | V _{SS} | SCL | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 58h |
| V _{DD} | V _{SS} | SDA | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 5Ah |
| V _{DD} | V _{DD} | SCL | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 5Ch |
| V _{DD} | V _{DD} | SDA | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 5Eh |
| SCL | SCL | V _{SS} | 1 | 0 | 1 | 0 | 0 | 0 | 0 | A0h |
| SCL | SCL | V _{DD} | 1 | 0 | 1 | 0 | 0 | 0 | 1 | A2h |
| SCL | SDA | V _{SS} | 1 | 0 | 1 | 0 | 0 | 1 | 0 | A4h |
| SCL | SDA | V _{DD} | 1 | 0 | 1 | 0 | 0 | 1 | 1 | A6h |
| SDA | SCL | V _{SS} | 1 | 0 | 1 | 0 | 1 | 0 | 0 | A8h |
| SDA | SCL | V _{DD} | 1 | 0 | 1 | 0 | 1 | 0 | 1 | AAh |
| SDA | SDA | V _{SS} | 1 | 0 | 1 | 0 | 1 | 1 | 0 | ACh |
| SDA | SDA | V _{DD} | 1 | 0 | 1 | 0 | 1 | 1 | 1 | AEh |
| SCL | SCL | SCL | 1 | 0 | 1 | 1 | 0 | 0 | 0 | B0h |
| SCL | SCL | SDA | 1 | 0 | 1 | 1 | 0 | 0 | 1 | B2h |
| SCL | SDA | SCL | 1 | 0 | 1 | 1 | 0 | 1 | 0 | B4h |
| SCL | SDA | SDA | 1 | 0 | 1 | 1 | 0 | 1 | 1 | B6h |
| SDA | SCL | SCL | 1 | 0 | 1 | 1 | 1 | 0 | 0 | B8h |
| SDA | SCL | SDA | 1 | 0 | 1 | 1 | 1 | 0 | 1 | BAh |
| SDA | SDA | SCL | 1 | 0 | 1 | 1 | 1 | 1 | 0 | BCh |
| SDA | SDA | SDA | 1 | 0 | 1 | 1 | 1 | 1 | 1 | BEh |

Table 3. PCA9675 address map ...continued

| AD2 | AD1 | AD0 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | Address (hex) |
|-----|-----------------|-----------------|----|----|----|----|----|----|----|---------------|
| SCL | V _{SS} | V _{SS} | 1 | 1 | 0 | 0 | 0 | 0 | 0 | C0h |
| SCL | V _{SS} | V _{DD} | 1 | 1 | 0 | 0 | 0 | 0 | 1 | C2h |
| SCL | V _{DD} | V _{SS} | 1 | 1 | 0 | 0 | 0 | 1 | 0 | C4h |
| SCL | V _{DD} | V _{DD} | 1 | 1 | 0 | 0 | 0 | 1 | 1 | C6h |
| SDA | V _{SS} | V _{SS} | 1 | 1 | 0 | 0 | 1 | 0 | 0 | C8h |
| SDA | V _{SS} | V _{DD} | 1 | 1 | 0 | 0 | 1 | 0 | 1 | CAh |
| SDA | V _{DD} | V _{SS} | 1 | 1 | 0 | 0 | 1 | 1 | 0 | CCh |
| SDA | V _{DD} | V _{DD} | 1 | 1 | 0 | 0 | 1 | 1 | 1 | CEh |
| SCL | V _{SS} | SCL | 1 | 1 | 1 | 0 | 0 | 0 | 0 | E0h |
| SCL | V _{SS} | SDA | 1 | 1 | 1 | 0 | 0 | 0 | 1 | E2h |
| SCL | V _{DD} | SCL | 1 | 1 | 1 | 0 | 0 | 1 | 0 | E4h |
| SCL | V _{DD} | SDA | 1 | 1 | 1 | 0 | 0 | 1 | 1 | E6h |
| SDA | V _{SS} | SCL | 1 | 1 | 1 | 0 | 1 | 0 | 0 | E8h |
| SDA | V _{SS} | SDA | 1 | 1 | 1 | 0 | 1 | 0 | 1 | EAh |
| SDA | V _{DD} | SCL | 1 | 1 | 1 | 0 | 1 | 1 | 0 | ECh |
| SDA | V _{DD} | SDA | 1 | 1 | 1 | 0 | 1 | 1 | 1 | EEh |

7.2 Software Reset call, and Device ID addresses

Two other different addresses can be sent to the PCA9675.

- General Call address: allows to reset the PCA9675 through the I²C-bus upon reception of the right I²C-bus sequence. See [Section 7.2.1 “Software Reset”](#) for more information.
- Device ID address: allows to read ID information from the device (manufacturer, part identification, revision). See [Section 7.2.2 “Device ID \(PCA9675 ID field\)”](#) for more information.




Fig 8. General Call address




Fig 9. Device ID address

7.2.1 Software Reset

The Software Reset Call allows all the devices in the I²C-bus to be reset to the power-up state value through a specific formatted I²C-bus command. To be performed correctly, it implies that the I²C-bus is functional and that there is no device hanging the bus.

The Software Reset sequence is defined as following:


1. A START command is sent by the I²C-bus master.
2. The reserved General Call I²C-bus address '0000 000' with the R/W bit set to 0 (write) is sent by the I²C-bus master.
3. The PCA9675 device(s) acknowledge(s) after seeing the General Call address '0000 0000' (00h) only. If the R/W bit is set to 1 (read), no acknowledge is returned to the I²C-bus master.
4. Once the General Call address has been sent and acknowledged, the master sends 1 byte. The value of the byte must be equal to 06h.
 - a. The PCA9675 acknowledges this value only. If the byte is not equal to 06h, the PCA9675 does not acknowledge it.

If more than 1 byte of data is sent, the PCA9675 does not acknowledge any more.

5. Once the right byte has been sent and correctly acknowledged, the master sends a STOP command to end the Software Reset sequence: the PCA9675 then resets to the default value (power-up value) and is ready to be addressed again within the specified bus free time. If the master sends a Repeated START instead, no reset is performed.

The I²C-bus master must interpret a non-acknowledge from the PCA9675 (at any time) as a 'Software Reset Abort'. The PCA9675 does not initiate a reset of its registers.

The unique sequence that initiates a Software Reset is described in [Figure 10](#).



7.2.2 Device ID (PCA9675 ID field)

The Device ID field is a 3-byte read-only (24 bits) word giving the following information:

- 8 bits with the manufacturer name, unique per manufacturer (for example, NXP Semiconductors).
- 13 bits with the part identification, assigned by manufacturer, the 7 MSBs with the category ID and the 6 LSBs with the feature ID (for example, PCA9675 16-bit quasi-output I/O expander).
- 3 bits with the die revision, assigned by manufacturer (for example, Rev X).

The Device ID is read-only, hard wired in the device and can be accessed as follows:

1. START command
2. The master sends the Reserved Device ID I²C-bus address '1111 100' with the R/W bit set to 0 (write).
3. The master sends the I²C-bus slave address of the slave device it needs to identify. The LSB is a 'Don't care' value. Only one device must acknowledge this byte (the one that has the I²C-bus slave address).
4. The master sends a Re-START command.

Remark: A STOP command followed by a START command will reset the slave state machine and the Device ID read cannot be performed.

Remark: A STOP command or a Re-START command followed by an access to another slave device will reset the slave state machine and the Device ID read cannot be performed.

5. The master sends the Reserved Device ID I²C-bus address '1111 100' with the R/W bit set to 1 (read).
6. The device ID read can be done, starting with the 8 manufacturer bits (first byte + 4 MSB of the second byte), followed by the 13 part identification bits and then the 3 die revision bits (3 LSB of the third byte).
7. The master ends the reading sequence by NACKing the last byte, thus resetting the slave device state machine and allowing the master to send the STOP command.

Remark: The reading of the Device ID can be stopped anytime by sending a NACK command.

Remark: If the master continues to ACK the bytes after the third byte, the PCA9675 rolls back to the first byte and keeps sending the Device ID sequence until a NACK has been detected.

For the PCA9675, the Device ID is as shown in [Figure 11](#).




Fig 11. PCA9675 ID




Fig 12. Device ID field reading

8. I/O programming

8.1 Quasi-bidirectional I/O architecture

The PCA9675's 16 ports (see [Figure 2](#)) are entirely independent and can be used either as input or output ports. Input data is transferred from the ports to the microcontroller in the Read mode (see [Figure 15](#)). Output data is transmitted to the ports in the Write mode (see [Figure 14](#)).

Every data transmission from the PCA9675 must consist of an even number of bytes, the first byte will be referred to as P07 to P00, and the second byte as P17 to P10. The third will be referred to as P07 to P00, and so on.

This quasi-bidirectional I/O can be used as an input or output without the use of a control signal for data directions. At power-on the I/Os are HIGH. In this mode only a current source (I_{OH}) to V_{DD} is active. An additional strong pull-up to V_{DD} ($I_{trt(pu)}$) allows fast rising edges into heavily loaded outputs. These devices turn on when an output is written HIGH, and are switched off by the negative edge of SCL. The I/Os should be HIGH before being used as inputs. After power-on, as all the I/Os are set HIGH, all of them can be used as inputs. Any change in setting of the I/Os as either inputs or outputs can be done with the write mode.


Remark: If a HIGH is applied to an I/O which has been written earlier to LOW, a large current (I_{OL}) will flow to V_{SS} .

8.2 Writing to the port (Output mode)

To write, the master (microcontroller) first addresses the slave device. By setting the last bit of the byte containing the slave address to logic 0 the Write mode is entered. The PCA9675 acknowledges and the master sends the first data byte for P07 to P00. After the first data byte is acknowledged by the PCA9675, the second data byte P17 to P10 is sent by the master. Once again, the PCA9675 acknowledges the receipt of the data. Each 8-bit data is presented on the port lines after it has been acknowledged by the PCA9675.

The number of data bytes that can be sent successively is not limited. After every two bytes, the previous data is overwritten.

The first data byte in every pair refers to Port 0 (P07 to P00), whereas the second data byte in every pair refers to Port 1 (P17 to P10) (see [Figure 13](#)).







Fig 14. Write mode (output)

8.3 Reading from a port (Input mode)


All ports programmed as input should be set to logic 1. To read, the master (microcontroller) first addresses the slave device after it receives the interrupt. By setting the last bit of the byte containing the slave address to logic 1 the Read mode is entered. The data bytes that follow on the SDA are the values on the ports.

If the data on the input port changes faster than the master can read, this data may be lost.



Transfer of data can be stopped at any moment by a STOP condition. When this occurs, data present at the latest acknowledge phase is valid (output mode).

Fig 15. Read input port register, scenario 1



002aab811

Transfer of data can be stopped at any moment by a STOP condition. When this occurs, data present at the latest acknowledge phase is valid (output mode).

Fig 16. Read input port register, scenario 2

8.4 Power-on reset

When power is applied to V_{DD} , an internal Power-On Reset (POR) holds the PCA9675 in a reset condition until V_{DD} has reached V_{POR} . At that point, the reset condition is released and the PCA9675 registers and I²C-bus/SMBus state machine will initialize to their default states. Thereafter V_{DD} must be lowered below 0.2 V to reset the device.

8.5 Interrupt output (\overline{INT})

The PCA9675 provides an open-drain interrupt (\overline{INT}) which can be fed to a corresponding input of the microcontroller (see [Figure 15](#), [Figure 16](#), and [Figure 17](#)). This gives these chips a kind of master function which can initiate an action elsewhere in the system.

An interrupt is generated by any rising or falling edge of the port inputs. After time $t_{(v)D}$ the signal \overline{INT} is valid.

The interrupt disappears when data on the port is changed to the original setting or data is read from or written to the device which has generated the interrupt.

In the write mode, the interrupt may become deactivated (HIGH) on the rising edge of the write to port pulse. On the falling edge of the write to port pulse the interrupt is definitely deactivated (HIGH).

The interrupt is reset in the read mode on the rising edge of the read from port pulse.

During the resetting of the interrupt itself, any changes on the I/Os may not generate an interrupt. After the interrupt is reset any change in I/Os will be detected and transmitted as an \overline{INT} .




Fig 17. Application of multiple PCA9675s with interrupt

9. Characteristics of the I²C-bus

The I²C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

9.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see [Figure 18](#)).




Fig 18. Bit transfer

9.1.1 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see [Figure 19](#)).




Fig 19. Definition of START and STOP conditions

9.2 System configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see [Figure 20](#)).




Fig 20. System configuration

9.3 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.




Fig 21. Acknowledgement on the I²C-bus

10. Application design-in information

10.1 Bidirectional I/O expander applications

In the 8-bit I/O expander application shown in [Figure 22](#), P00 and P01 are inputs, and P02 to P07 are outputs. When used in this configuration, during a write, the input (P00 and P01) must be written as HIGH so the external devices fully control the input ports. The desired HIGH or LOW logic levels may be written to the I/Os used as outputs (P02 to P07). During a read, the logic levels of the external devices driving the input ports (P00 and P01) and the previous written logic level to the output ports (P02 to P07) will be read.

The GPIO also has an interrupt line ($\overline{\text{INT}}$) that can be connected to the interrupt logic of the microprocessor. By sending an interrupt signal on this line, the remote I/O informs the microprocessor that there is incoming data or a change of data on its ports without having to communicate via the I²C-bus.




Fig 22. Bidirectional I/O expander application

10.2 High current-drive load applications

The GPIO has a maximum sinking current of 25 mA per bit. In applications requiring additional drive, two port pins in the same octal may be connected together to sink up to 50 mA current. Both bits must then always be turned on or off together. Up to 8 pins (one octal) can be connected together to drive 200 mA.




Fig 23. High current-drive load application

10.3 Differences between the PCA9675 and the PCF8575

The PCA9675 is a drop in replacement for the PCF8575 and can be used without electrical or software modifications, but there is a difference in interrupt output release timing during the read operation.

Write operations are identical. At the completion of each 8-bit write sequence the data is stored in its associated 8-bit write register at ACK or NACK. The first byte goes to P0n while the second goes to P1n. Subsequent writes without a STOP wrap around to P0n then P1n again. Any write will update both read registers and clear interrupts.

Read operations are identical. Both devices update the byte register with the pin data as each 8-bit read is initiated, the very first read after an address cycle corresponds to ports P0n while the second (even byte) corresponds to P1n and subsequent reads without a STOP wrap around to P0n then P1n again.

During read operations, the PCA9675 interrupt output will be cleared in a byte-wise fashion as each byte is read. Reading the first byte will clear any interrupts associated with the P0n pins. This first byte read operation will have no effect on interrupts associated with changes of state on the P1n pins. Interrupts associated with the P1n pins will be cleared when the second byte is read. Reading the second byte has no effect on interrupts associated with the changes of state on the P0x pins. The PCF8575 interrupt output will clear after reading both bytes of data regardless of whether data was changed in the first byte or the second byte or both bytes.

11. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------|------------------------------|------------|-----------------------|------|------|
| V _{DD} | supply voltage | | -0.5 | +6 | V |
| I _{DD} | supply current | | - | ±100 | mA |
| I _{SS} | ground supply current | | - | ±600 | mA |
| V _I | input voltage | | V _{SS} - 0.5 | 5.5 | V |
| I _I | input current | | - | ±20 | mA |
| I _O | output current | [1] | - | ±50 | mA |
| P _{tot} | total power dissipation | | - | 600 | mW |
| P/out | power dissipation per output | | - | 200 | mW |
| T _{stg} | storage temperature | | -65 | +150 | °C |
| T _{amb} | ambient temperature | operating | -40 | +85 | °C |

[1] Total package (maximum) output current is 600 mA.

12. Static characteristics

Table 5. Static characteristics

$V_{DD} = 2.3\text{ V to }5.5\text{ V}$; $V_{SS} = 0\text{ V}$; $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|--|------------------------------------|---|--------------|------|---------------|---------------|
| Supplies | | | | | | |
| V_{DD} | supply voltage | | 2.3 | - | 5.5 | V |
| I_{DD} | supply current | Operating mode; no load; $V_I = V_{DD}$ or V_{SS} ; $f_{SCL} = 1\text{ MHz}$ | - | 250 | 500 | μA |
| I_{stb} | standby current | Standby mode; no load; $V_I = V_{DD}$ or V_{SS} | - | 2.5 | 10 | μA |
| V_{POR} | power-on reset voltage | | [1] - | 1.6 | 2.0 | V |
| Input SCL; input/output SDA | | | | | | |
| V_{IL} | LOW-level input voltage | | -0.5 | - | +0.3 V_{DD} | V |
| V_{IH} | HIGH-level input voltage | | 0.7 V_{DD} | - | 5.5 | V |
| I_{OL} | LOW-level output current | $V_{OL} = 0.4\text{ V}$ | 20 | - | - | mA |
| I_L | leakage current | $V_I = V_{DD}$ or V_{SS} | -1 | - | +1 | μA |
| C_i | input capacitance | $V_I = V_{SS}$ | - | 5 | 10 | pF |
| I/Os; P00 to P07 and P10 to P17 | | | | | | |
| I_{OL} | LOW-level output current | $V_{OL} = 0.5\text{ V}$; $V_{DD} = 2.3\text{ V}$ | [2] 12 | 28 | - | mA |
| | | $V_{OL} = 0.5\text{ V}$; $V_{DD} = 3.0\text{ V}$ | [2] 17 | 35 | - | mA |
| | | $V_{OL} = 0.5\text{ V}$; $V_{DD} = 4.5\text{ V}$ | [2] 25 | 42 | - | mA |
| $I_{OL(tot)}$ | total LOW-level output current | $V_{OL} = 0.5\text{ V}$; $V_{DD} = 4.5\text{ V}$ | [2] - | - | 400 | mA |
| I_{OH} | HIGH-level output current | $V_{OH} = V_{SS}$ | -30 | -102 | -300 | μA |
| $I_{trt(pu)}$ | transient boosted pull-up current | $V_{OH} = V_{SS}$; see Figure 14 | -0.5 | -1.0 | - | mA |
| $C_{io(off)}$ | off-state input/output capacitance | | [3] - | 9 | 10 | pF |
| Interrupt \overline{INT} | | | | | | |
| I_{OL} | LOW-level output current | $V_{OL} = 0.4\text{ V}$ | 6 | - | - | mA |
| C_o | output capacitance | | - | 2.1 | 5 | pF |
| Inputs AD0, AD1, AD2 | | | | | | |
| V_{IL} | LOW-level input voltage | | -0.5 | - | +0.3 V_{DD} | V |
| V_{IH} | HIGH-level input voltage | | 0.7 V_{DD} | - | 5.5 | V |
| I_{LI} | input leakage current | | -1 | - | +1 | μA |
| C_i | input capacitance | | - | 2.4 | 5 | pF |

[1] The power-on reset circuit resets the I²C-bus logic with $V_{DD} < V_{POR}$ and set all I/Os to logic 1 (with current source to V_{DD}).

[2] Each bit must be limited to a maximum of 25 mA and the total package limited to 400 mA due to internal busing limits.

[3] The value is not tested, but verified on sampling basis.

13. Dynamic characteristics

Table 6. Dynamic characteristics
 $V_{DD} = 2.3\text{ V to }5.5\text{ V}; V_{SS} = 0\text{ V}; T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C};$ unless otherwise specified.

| Symbol | Parameter | Conditions | Standard mode I ² C-bus | | Fast mode I ² C-bus | | Fast mode Plus I ² C-bus | | Unit |
|---------------------|---|------------|------------------------------------|------|--------------------------------|-----|-------------------------------------|------|------|
| | | | Min | Max | Min | Max | Min | Max | |
| f _{SCL} | SCL clock frequency | | 0 | 100 | 0 | 400 | 0 | 1000 | kHz |
| t _{BUF} | bus free time between a STOP and START condition | | 4.7 | - | 1.3 | - | 0.5 | - | μs |
| t _{HD;STA} | hold time (repeated) START condition | | 4.0 | - | 0.6 | - | 0.26 | - | μs |
| t _{SU;STA} | set-up time for a repeated START condition | | 4.7 | - | 0.6 | - | 0.26 | - | μs |
| t _{SU;STO} | set-up time for STOP condition | | 4.0 | - | 0.6 | - | 0.26 | - | μs |
| t _{HD;DAT} | data hold time | | 0 | - | 0 | - | 0 | - | ns |
| t _{VD;ACK} | data valid acknowledge time | [1] | 0.3 | 3.45 | 0.1 | 0.9 | 0.05 | 0.45 | μs |
| t _{VD;DAT} | data valid time | [2] | 300 | - | 50 | - | 50 | 450 | ns |
| t _{SU;DAT} | data set-up time | | 250 | - | 100 | - | 50 | - | ns |
| t _{LOW} | LOW period of the SCL clock | | 4.7 | - | 1.3 | - | 0.5 | - | μs |
| t _{HIGH} | HIGH period of the SCL clock | | 4.0 | - | 0.6 | - | 0.26 | - | μs |
| t _f | fall time of both SDA and SCL signals | [3][4] | - | 300 | 20 + 0.1C _b [5] | 300 | - | 120 | ns |
| t _r | rise time of both SDA and SCL signals | | - | 1000 | 20 + 0.1C _b [5] | 300 | - | 120 | ns |
| t _{SP} | pulse width of spikes that must be suppressed by the input filter | [6] | - | 50 | - | 50 | - | 50 | ns |

Port timing; C_L ≤ 100 pF (see Figure 14 and Figure 15)

| | | | | | | | | | |
|--------------------|------------------------|--|---|---|---|---|---|---|----|
| t _{v(Q)} | data output valid time | | - | 4 | - | 4 | - | 4 | μs |
| t _{su(D)} | data input set-up time | | 0 | - | 0 | - | 0 | - | μs |
| t _{h(D)} | data input hold time | | 4 | - | 4 | - | 4 | - | μs |

Interrupt timing; C_L ≤ 100 pF (see Figure 14 and Figure 15)

| | | | | | | | | | |
|---------------------|-----------------------|--|---|---|---|---|---|---|----|
| t _{v(D)} | data input valid time | | - | 4 | - | 4 | - | 4 | μs |
| t _{d(rst)} | reset delay time | | - | 4 | - | 4 | - | 4 | μs |

[1] t_{VD;ACK} = time for Acknowledgement signal from SCL LOW to SDA (out) LOW.

[2] t_{VD;DAT} = minimum time for SDA data out to be valid following SCL LOW.

[3] A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the V_{IL} of the SCL signal) in order to bridge the undefined region SCL's falling edge.

[4] The maximum t_r for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t_f is specified at 250 ns. This allows series protection resistors to be connected between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t_r.

[5] C_b = total capacitance of one bus line in pF.

[6] Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns.




Fig 24. I²C-bus timing diagram

14. Package outline

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1




Fig 25. Package outline SOT137-1 (SO24)

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1




Fig 26. Package outline SOT355-1 (TSSOP24)

DHVQFN24: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body 3.5 x 5.5 x 0.85 mm

SOT815-1





Fig 27. Package outline SOT815-1 (DHVQFN24)

HVQFN24: plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 x 4 x 0.85 mm

SOT616-1



DIMENSIONS (mm are the original dimensions)

| UNIT | A ⁽¹⁾ max. | A ₁ | b | c | D ⁽¹⁾ | D _h | E ⁽¹⁾ | E _h | e | e ₁ | e ₂ | L | v | w | y | y ₁ |
|------|-----------------------|----------------|--------------|-----|------------------|----------------|------------------|----------------|-----|----------------|----------------|------------|-----|------|------|----------------|
| mm | 1 | 0.05 0.00 | 0.30 0.18 | 0.2 | 4.1 3.9 | 2.25 1.95 | 4.1 3.9 | 2.25 1.95 | 0.5 | 2.5 | 2.5 | 0.5 0.3 | 0.1 | 0.05 | 0.05 | 0.1 |

Note

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES | | | | EUROPEAN PROJECTION | ISSUE DATE |
|-----------------|------------|--------|-------|--|---------------------|-----------------------|
| | IEC | JEDEC | JEITA | | | |
| SOT616-1 | --- | MO-220 | --- | | | 01-08-08- 02-10-22 |

Fig 28. Package outline SOT616-1 (HVQFN24)

15. Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling ensure that the appropriate precautions are taken as described in *JESD625-A* or equivalent standards.

16. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

16.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

16.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 29](#)) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 7](#) and [8](#)

Table 7. SnPb eutectic process (from J-STD-020C)


| Package thickness (mm) | Package reflow temperature (°C) | |
|------------------------|---------------------------------|-------|
| | Volume (mm ³) | |
| | < 350 | ≥ 350 |
| < 2.5 | 235 | 220 |
| ≥ 2.5 | 220 | 220 |

Table 8. Lead-free process (from J-STD-020C)

| Package thickness (mm) | Package reflow temperature (°C) | | |
|------------------------|---------------------------------|-------------|--------|
| | Volume (mm ³) | | |
| | < 350 | 350 to 2000 | > 2000 |
| < 1.6 | 260 | 260 | 260 |
| 1.6 to 2.5 | 260 | 250 | 245 |
| > 2.5 | 250 | 245 | 245 |

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 29](#).



For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”.

17. Abbreviations

Table 9. Abbreviations

| Acronym | Description |
|---------|---|
| CDM | Charged-Device Model |
| CMOS | Complementary Metal-Oxide Semiconductor |
| ESD | ElectroStatic Discharge |
| GPIO | General Purpose Input/Output |
| HBM | Human Body Model |
| LED | Light Emitting Diode |
| ID | Identification |
| LSB | Least Significant Bit |
| MSB | Most Significant Bit |
| PLC | Programmable Logic Controller |
| RAID | Redundant Array of Independent Disks |

18. Revision history

Table 10. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
|----------------|--|--------------------|---------------|-------------|
| PCA9675 v.2 | 20111003 | Product data sheet | - | PCA9675 v.1 |
| Modifications: | <ul style="list-style-type: none"> • removed discontinued type numbers PCA9675DB (SSOP24) and PCA9675DK (SSOP24 [also known as QSOP24]) • Section 2 “Features and benefits”: <ul style="list-style-type: none"> – 13th bullet item: deleted phrase “200 V MM per JESD22-A115” – 15th bullet item: deleted “SSOP24, QSOP24” • Table 1 “Ordering information”: <ul style="list-style-type: none"> – deleted type number PCA9675DB (and table note [1]) – deleted type number PCA9675DK (and table note [2]) • Section 6.1 “Pinning”: <ul style="list-style-type: none"> – deleted (old) Figure 5, “Pin configuration for SSOP24 (QSOP24)” – deleted (old) Figure 6, “Pin configuration for SSOP24” • Table 2 “Pin description”: deleted “SSOP” from heading of second column • Figure 24 “I²C-bus timing diagram” modified: added $0.7 \times V_{DD}$ and $0.3 \times V_{DD}$ level lines • Section 14 “Package outline”: <ul style="list-style-type: none"> – deleted (old) Figure 28, “Package outline SOT340-1 (SSOP24)” – deleted (old) Figure 29, “Package outline SOT556-1 (SSOP24)” | | | |
| PCA9675 v.1 | 20070201 | Product data sheet | - | - |

19. Legal information

19.1 Data sheet status

| Document status ^{[1][2]} | Product status ^[3] | Definition |
|-----------------------------------|-------------------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

19.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

19.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Remote 16-bit I/O expander for Fm+ I²C-bus with interrupt

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's

own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

19.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

20. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

21. Contents

| | | | | | |
|-----------|--|-----------|-----------|--------------------------------------|-----------|
| 1 | General description | 1 | 19.1 | Data sheet status | 32 |
| 2 | Features and benefits | 1 | 19.2 | Definitions | 32 |
| 3 | Applications | 2 | 19.3 | Disclaimers | 32 |
| 4 | Ordering information | 2 | 19.4 | Trademarks | 33 |
| 5 | Block diagram | 3 | 20 | Contact information | 33 |
| 6 | Pinning information | 4 | 21 | Contents | 34 |
| 6.1 | Pinning | 4 | | | |
| 6.2 | Pin description | 5 | | | |
| 7 | Functional description | 6 | | | |
| 7.1 | Device address | 6 | | | |
| 7.1.1 | Address maps | 6 | | | |
| 7.2 | Software Reset call, and Device ID addresses | 8 | | | |
| 7.2.1 | Software Reset | 9 | | | |
| 7.2.2 | Device ID (PCA9675 ID field) | 10 | | | |
| 8 | I/O programming | 12 | | | |
| 8.1 | Quasi-bidirectional I/O architecture | 12 | | | |
| 8.2 | Writing to the port (Output mode) | 12 | | | |
| 8.3 | Reading from a port (Input mode) | 13 | | | |
| 8.4 | Power-on reset | 16 | | | |
| 8.5 | Interrupt output (INT) | 16 | | | |
| 9 | Characteristics of the I²C-bus | 17 | | | |
| 9.1 | Bit transfer | 17 | | | |
| 9.1.1 | START and STOP conditions | 17 | | | |
| 9.2 | System configuration | 17 | | | |
| 9.3 | Acknowledge | 18 | | | |
| 10 | Application design-in information | 19 | | | |
| 10.1 | Bidirectional I/O expander applications | 19 | | | |
| 10.2 | High current-drive load applications | 19 | | | |
| 10.3 | Differences between the PCA9675 and the PCF8575 | 20 | | | |
| 11 | Limiting values | 20 | | | |
| 12 | Static characteristics | 21 | | | |
| 13 | Dynamic characteristics | 22 | | | |
| 14 | Package outline | 24 | | | |
| 15 | Handling information | 28 | | | |
| 16 | Soldering of SMD packages | 28 | | | |
| 16.1 | Introduction to soldering | 28 | | | |
| 16.2 | Wave and reflow soldering | 28 | | | |
| 16.3 | Wave soldering | 28 | | | |
| 16.4 | Reflow soldering | 29 | | | |
| 17 | Abbreviations | 30 | | | |
| 18 | Revision history | 31 | | | |
| 19 | Legal information | 32 | | | |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 3 October 2011

Document identifier: PCA9675

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[NXP:](#)

[PCA9675BQ,118](#) [PCA9675BS,118](#) [PCA9675D,112](#) [PCA9675DB,112](#) [PCA9675DB,118](#) [PCA9675DK,118](#)
[PCA9675D,118](#) [PCA9675PW,112](#) [PCA9675PW,118](#)