

5V,7A,5A Low-side GaN and MOSFET Driver For 1ns Pluse Width Applications

Features

- Low-Side, Ultra-Fast Gate Driver for GaN and Silicon FETs
- 1 ns Minimum Input Pulse Width
- 3.0 ns Typical,4.5 ns Maximum Propagation Delay
- 5-V Supply Voltage
- UVLO and Overtemperature Protection

Applications

- LiDAR
- Time-of-Flight Laser Drivers
- Power Converters
- GaN-Based Synchronous Rectifier

Description



Size: 1.28mm×0.84mm×0.60mm BGA-6

The LMG1020YF device is a single, low-side driver designed for driving GaN FETs and logic-level MOSFETs in high-speed applications including LiDAR, time-of-flight, facial recognition, and any power converters involving low side drivers. The design simplicity of the LMG1020YF enables extremely fast propagation delays of 3 nanoseconds and minimum pulse width of 1 nanosecond. The drivestrength is independently adjustable for the pull-up and pull-down edges by connecting external resistors between the gate and OUTH and OUTL, respectively.

The driver features undervoltage lockout (UVLO) and overtemperature protection (OTP) in the event of overload or fault conditions. 0.8mm×1.2mm WCLSP package of LMG1020YF minimizes gate loop inductance and maximizes power density in high-frequency applications.

Functional Block Diagram



Fig 1 Functional Block Diagram of LMG1020YFFR

Electrical Characteristics ($V_{DD}=5V$, $T_A=25^{\circ}C$, unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
I _{VDD,Q}	VDD Quiescen Current	IN+=IN.=0V		56	70	uA
I _{VDD,op}		f=30MHz, 2Ω, 0.1pF load		36		mA
	v DD Operating Current	f=30MHz, 2Ω, 100pF load		48		mA



V _{DD,UVLO}	Under-voltage Lockout	V_{DD} rising		4.20	4.30	V
$\Delta V_{DD,UVLO}$	UVLO Hysteresis			100		mV
V _{IH}	IN+,IN- high threshold		1.7	2.3	2.6	V
V _{IL}	IN+,IN- low threshold		1.1	1.4	1.8	V
Vhyst	IN+,IN- hysteresis		0.5		1	V
R _{IN+}	Positive input pull-down resistance	To GND	200	250	300	KΩ
R _{IN-}	Negative input pull-up resistance	To V _{DD}	200	250	300	ΚΩ
V_{DD} - V_{OH}	OUTH voltage	I _{OUTH} =100mA,IN+=5V,IN_=0V		43	50	mV
Vol	OUTL voltage	$I_{OUTL}=100mA$, $IN_{+}=IN_{-}=0V$		35	40	mV
Іон	Peak source current ⁽¹⁾	V _{OUTH} =0V,IN+=5V,IN-=0V		7		А
I _{OL}	Peak sink current ⁽¹⁾	V _{OUTL} =5V,IN+=IN-=0V		5		А
t _{start}	Startup Time, VDD rising above UVLO	IN-=GND,IN+=VDD,VDD rising up 4.2V to OUTH rising		40	70	us
t _{off}	ULVO falling	IN-=GND,IN+=VDD,VDD falling below 4.1V to OUTH falling	1	2	3	us
tr	Output rise time	0Ω series 100 pF load ⁽²⁾		400		ps
t _f	Output fall time	0Ω series 100 pF load ⁽²⁾		500		ps
t _{min}	Minimum input pulse width	0Ω series 100 pF load ⁽²⁾		1		ns
t _{pdr}	Propagation delay,turn on	IN.=0V,IN+ to OUTL,100 pF load		3.0	4.5	ns
t _{pdf}	Propagation delay,turn off	IN-=0V,IN+ to OUTH,100 pF load		3.0	4.5	ns

(1) Insured by design

(2) rise and fall calulated as a 20% to 80%

Absolute Maximum Ratings

PARAMETER	MIN	MAX	UNIT
Supply voltage V _{DD}		5.75	V
IN+, IN- pin voltage $V_{\rm IN}$	0	V_{DD}	V
OUTH, OUTL pin voltage VOUT	0	5.75	V
Operating Temperature T _A	-55	150	°C
Storage Temperature T _S	-65	150	°C

Recommended Operating Conditions

PARAMETER	MIN	MAX	UNIT
Supply voltage V _{DD}	4.50	5.50	V
IN+, IN- pin voltage V_{IN}	0	V _{DD}	V
Operating Temperature T _A	-55	125	°C



Timing Diagram



Fig 2 Timing Diagram of LMG1020YFFR

Device Functional Modes

Table 1 Truth Table

IN-	IN+	OUTH	OUTL
L	L	OPEN	L
L	Н	н	OPEN
Н	Ľ	OPEN	L
Н	Н	OPEN	L

Pin Configuration and Functions



NO.	NAME	DESCRIPTION
1	VDD	supply voltage
2	GND	Ground
3	IN+	Positive logic-level input
4	IN-	Negative logic-level input
5	OUTL	Pulldown gate drive output.
6	OUTH	Pullup gate drive output

Fig 3 Pin Functions of LMG1020YFFR

Typical Application



Fig 4 Typical Implementation of LMG1020YFFR



We recommends using at least a 2Ω resistor at each OUTH and OUTL to avoid voltage overstress due to inductive ringing. Ringing overshoot must not exceed the maximum absolute supply voltage.

We recommends the use of a three-terminal capacitor connecting in shunt-through manner to achieve the lowest ESL and best transient performance. This capacitor can be placed as close as possible to the IC, while another capacitor in larger capacitance can be placed closely to the three-terminal cap to supply enough charge but with slightly lower bandwidth. As a general practice, the combination of a 0.1 μ F of 0402 or feed-through capacitor (closest toLMG1020YF) and a 1 μ F 0603 capacitor is recommended.



Fig 5 I_{VDD,op} VS Frequency



Fig 7 I_{VDD,op} VS Frequency at T_A=25 °C







Fig 8 I_{VDD,op} VS Low Frequency at T_A=25°C





-5 ∟ 40



Time (ns)



Time (ns)

PACKAGE OUTLINE

-1



Fig 13 The Package Outline of LMG1020YFFR