RENESAS

PCIE GEN 2/3 & QPI CLOCK FOR ROMLEY-BASED SERVERS

932SQ420D

General Description

The 932SQ420D is a main clock synthesizer for Romley-generation Intel based server platforms. The 932SQ420D is driven with a 25 MHz crystal for maximum performance. It generates CPU outputs of 100 or 133.33 MHz.

Recommended Application

CK420BQ

Output Features

- 4 HCSL CPU outputs
- 4 HCSL Non-Spread SAS/SRC outputs
- 3 HCSL SRC outputs
- 1 HCSL DOT96 output
- 1 3.3V 48M output
- 5 3.3V PCI outputs
- 1-3.3V REF output

Block Diagram

Features/Benefits

- 0.5% down spread capable on CPU/SRC/PCI outputs/Lower EMI
- 64-pin TSSOP and MLF packages/Space Savings

Key Specifications

- Cycle to cycle jitter: CPU/SRC/NS_SRC/NS_SAS < 50ps.
- Phase jitter: PCIe Gen2 < 3ps rms, Gen3 < 1ps rms
- Phase jitter: QPI 9.6GB/s < 0.2ps rms
- Phase jitter: NS-SAS < 0.4ps rms using raw phase data
- Phase jitter: NS-SAS < 1.3ps rms using Clk Jit Tool 1.6.3



1

Pin Configuration - 64TSSOP

SMBCLK GND14 AVDD14 VDD14 VDD14 VEF14_3x/TEST_SEL GND14 GNDXTAL X1_25 X2_25 VDDXTAL GNDPCI VDDPCI PCI4_2x PCI3_2x PCI3_2x PCI2	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31	932SQ420	34 SMBDAT 33 VDDCPU 32 CPU3T 31 CPU3C 30 CPU2T 39 CPU2C 38 GNDCPU 37 VDDCPU 36 CPU1C 37 CPU0C 38 CPU1C 39 CPU0C 30 CPU0C 31 CPU0C 32 GNDNS 34 NS_SAS1T 49 NS_SAS1C 48 NS_SAS0T 47 NS_SAS0C 46 GNDNS 45 VDDNS 44 NS_SRC1T 43 NS_SRC0T 44 NS_SRC0T 41 NS_SRC0C 40 IREF 39 GNDSRC 38 AVDD_SRC 39 SRC1T 30 SRC2C 334 SRC1T
GNDSRC	32 6	4-TSSOP	33 SRC1C
	0		

Note: Pins with ^ prefix have internal 120K pullup Pins with v prefix have internal 120K pulldown

Spread Spectrum Control

SS_Enable	CPU, SRC &
(B1b0)	PCI
0	OFF
1	ON

932SQ420 Power Down Functionality

	Differential Single-ended		Single ended		
	Outputs Outputs		Outputs w/Latch		
1	HI-Z ¹	Low	Low ²		
0	Running				

 Hi-Z on the differential outputs will result in both True and Complement being low due to the termination network
 These outputs are Hi-Z after VDD is applied and before the first assertion of CKPWRGD#.

Power Group Pin Numbers

ML	F	TSSOP		Description	
VDD	GND	VDD	GND	Description	
57	56	3	2	14MHz PLL Analog	
58	60	4	6	REF14M Output and Logic	
64	61	10	7	25MHz XTAL	
2,9	1,8	12, 19	11, 18	PCI Outputs and Logic	
10	12	20	22	48MHz Output and Logic	
16	13	26	23	96MHz PLL Analog, Output and Logic	
19,27	22	29, 37	32	SRC Outputs and Logic	
28	29	38	39	SRC PLL Analog	
35	36	45	46	Non-Spreading Differential Outputs & Logic	
41	42	51	52	NS-SAS/SRC PLL Analog	
47,53	48	57,63	58	CPU Outputs and Logic	

2

Pin Descriptions - 64 TSSOP

PIN #	PIN NAME	TYPE	DESCRIPTION
1	SMBCLK	IN	Clock pin of SMBUS circuitry, 5V tolerant
2	GND14	PWR	Ground pin for 14MHz output and logic.
3	AVDD14	PWR	Analog power pin for 14MHz PLL
4	VDD14	PWR	Power pin for 14MHz output and logic
5	VDEE14 2V/TEST SEL	1/0	14.318 MHz reference clock. 3X drive strength as default / TEST_SEL latched input to enable test mode.
5	VREF14_3% 1E31_3EL	1/0	Refer to Test Clarification Table. This pin has a weak (~120Kohm) internal pull down.
6	GND14	PWR	Ground pin for 14MHz output and logic.
7	GNDXTAL	PWR	Ground pin for Crystal Oscillator.
8	X1_25	IN	Crystal input, Nominally 25.00MHz.
9	X2_25	OUT	Crystal output, Nominally 25.00MHz.
10	VDDXTAL	PWR	3.3V power for the crystal oscillator.
11	GNDPCI	PWR	Ground pin for PCI outputs and logic.
12	VDDPCI	PWR	3.3V power for the PCI outputs and logic
13	PCI4_2x	OUT	3.3V PCI clock output
14	PCI3_2x		3.3V PCI dock output
15	PCI2_2x		3.3V PCI dock output
16	PCI1_2X		
1/			3.3V PCI dock output
18		PWR	Ground pin for PCI outputs and logic.
19		PWR	3.3 y power for the PCI outputs and logic
20	VDD48	PWR	3.3V power for the 480HHZ output and logic
01	A40M 0	1/0	3.5 400 HZ OUDU 7.5 V IOIEI AIT CFO INEQUEICU SENECTIALITEU INDU DIT. See VIES and VIES Values IOI
21	/48M_2X/100M_133M#	1/0	thresholds. I his pin has a weak (~120kom) internal puil up.
00			T = 100MHZ, 0 = 133MHZ operating frequency
22	GND48 CND96	PWR	Ground pin for 48MHz output and logic.
23	GND96	PWR	Ground phrior DO 196 output and logic.
24	DOT96T	OUT	nd external 20 elementaria solutiza and 40 elementaria elementaria escuencia de currente mode outputs
			and external 35 offit series resistors and 49.9 offit shuft resistors are required to reminiation.
25	DOT96C	OUT	complementary clock of dimensional committee and an interest and complement mode outputs and committee
26		DW/D	series resistors and 49.96 MHz pl 1 and the 0.6MHz output and logic
20	AVDD30		TEST MODE is a real time input to select between Hi-Z and BEE/N divider mode while in test mode. Befer to
27	TEST_MODE	IN	Test Clarification Table
			CKPWRGD# is an active low input used to sample latched inputs and allow the device to Power Up. PD is an
28	CKPWRGD#/PD	IN	asynchronous active high input pin used to put the device into a low power state. The internal clocks and PLLs
			are stopped
29	VDDSRC	PWR	3.3V power for the SRC outputs and logic
30	SRC0T	OUT	True clock of differential SHC output. These are current mode outputs. These are current mode outputs and
			external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
01	SBOAC		Complementary clock of differential SRC output. These are current mode outputs and external 33 ohm
31	SRCUC	001	series resistors and 49.9 ohm shunt resistors are required for termination.
32	GNDSRC	PWR	Ground pin for SRC outputs and logic.
22	SPC1C		Complementary clock of differential SRC output. These are current mode outputs and external 33 ohm
33	SHOTE	001	series resistors and 49.9 ohm shunt resistors are required for termination.
			True clock of differential SBC output. These are current mode outputs. These are current mode outputs and
34	SRC1T	OUT	avternal 33 ohm series resistors and 40.9 ohm shunt resistors are required for termination
35	SBC2C		Complementary clock of differential SRC output. These are current mode outputs and external 33 ohm
- 00	61102.0	001	series resistors and 49.9 ohm shunt resistors are required for termination.
			True clock of differential SBC output. These are current mode outputs. These are current mode outputs and
36	SRC2T	OUT	asternal 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination
37	VDDSRC	PWR	3.3V power for the SRC outputs and logic
38	AVDD_SRC	PWR	3.3V power for the SRC PLL analog circuits
39	GNDSRC	PWR	Ground pin for SRC outputs and logic.
			I his pin establishes the reference current for the differential current-mode output pairs. This pin requires a
40	IREF		tixed precision resistor tied to ground in order to establish the appropriate current. 475 ohms is the standard
		1	Ivalue.

Pin Descriptions - 64 TSSOP(cont.)

	-		
41	NS_SRC0C	OUT	Complementary clock of differential non-spreading SRC output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
42	NS_SRC0T	ОUT	True clock of differential non-spreading SRC output. These are current mode outputs. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
43	NS_SRC1C	OUT	Complementary clock of differential non-spreading SRC output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
44	NS_SRC1T	ОUT	True clock of differential non-spreading SRC output. These are current mode outputs. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
45	VDDNS	PWR	3.3V power for the Non-Spreading differential outputs outputs and logic
46	GNDNS	PWR	Ground pin for non-spreading differential outputs and logic.
47	NS_SAS0C	OUT	Complementary clock of differentia non-spreading SAS output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
48	NS_SAS0T	ОUT	True clock of differential non-spreading SAS output. These are current mode outputs. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
49	NS_SAS1C	OUT	Complementary clock of differential non-spreading SAS output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
50	NS_SAS1T	ОUT	True clock of differential non-spreading SAS output. These are current mode outputs. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
	•		
51	AVDD_NS_SAS	PWR	3.3V power for the non-spreading SAS/SRC PLL analog circuits.
51 52	AVDD_NS_SAS GNDNS	PWR PWR	3.3V power for the non-spreading SAS/SRC PLL analog circuits. Ground pin for non-spreading differential outputs and logic.
51 52 53	AVDD_NS_SAS GNDNS CPU0C	PWR PWR OUT	3.3V power for the non-spreading SAS/SRC PLL analog circuits. Ground pin for non-spreading differential outputs and logic. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
51 52 53 54	AVDD_NS_SAS GNDNS CPU0C CPU0T	PWR PWR OUT OUT	 3.3V power for the non-spreading SAS/SRC PLL analog circuits. Ground pin for non-spreading differential outputs and logic. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
51 52 53 54 55	AVDD_NS_SAS GNDNS CPU0C CPU0T CPU1C	PWR PWR OUT OUT OUT	 3.3V power for the non-spreading SAS/SRC PLL analog circuits. Ground pin for non-spreading differential outputs and logic. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
51 52 53 54 55 55 56	AVDD_NS_SAS GNDNS CPU0C CPU0T CPU1C CPU1T	PWR PWR OUT OUT OUT OUT	 3.3V power for the non-spreading SAS/SRC PLL analog circuits. Ground pin for non-spreading differential outputs and logic. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
51 52 53 54 55 56 57	AVDD_NS_SAS GNDNS CPU0C CPU0T CPU1C CPU1C CPU1T VDDCPU	PWR PWR OUT OUT OUT OUT PWR	 3.3V power for the non-spreading SAS/SRC PLL analog circuits. Ground pin for non-spreading differential outputs and logic. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. 3.3V power for the CPU outputs and logic
51 52 53 54 55 56 57 58	AVDD_NS_SAS GNDNS CPU0C CPU0T CPU1C CPU1C CPU1T VDDCPU GNDCPU	PWR PWR OUT OUT OUT OUT PWR PWR	 3.3V power for the non-spreading SAS/SRC PLL analog circuits. Ground pin for non-spreading differential outputs and logic. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. 3.3V power for the CPU outputs and logic Ground pin for CPU outputs and logic.
51 52 53 54 55 56 57 58 59	AVDD_NS_SAS GNDNS CPU0C CPU0T CPU1C CPU1C CPU1T VDDCPU GNDCPU CPU2C	PWR PWR OUT OUT OUT OUT PWR PWR OUT	 3.3V power for the non-spreading SAS/SRC PLL analog circuits. Ground pin for non-spreading differential outputs and logic. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. 3.3V power for the CPU outputs and logic Ground pin for CPU outputs and logic. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors are required for termination.
51 52 53 54 55 56 57 58 59 60	AVDD_NS_SAS GNDNS CPU0C CPU0T CPU1C CPU1C CPU1T VDDCPU GNDCPU CPU2C CPU2T	PWR PWR OUT OUT OUT OUT PWR PWR OUT	 3.3V power for the non-spreading SAS/SRC PLL analog circuits. Ground pin for non-spreading differential outputs and logic. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU outputs. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. 3.3V power for the CPU outputs and logic. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
51 52 53 54 55 55 56 57 58 59 60 61	AVDD_NS_SAS GNDNS CPU0C CPU0T CPU1C CPU1C CPU1T VDDCPU GNDCPU CPU2C CPU2C CPU2T CPU3C	PWR PWR OUT	 3.3V power for the non-spreading SAS/SRC PLL analog circuits. Ground pin for non-spreading differential outputs and logic. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. 3.3V power for the CPU outputs and logic Ground pin for CPU outputs and logic. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. Comp
51 52 53 54 55 56 57 58 59 60 61 62	AVDD_NS_SAS GNDNS CPU0C CPU0T CPU1C CPU1C CPU1T VDDCPU GNDCPU CPU2C CPU2C CPU2T CPU3C CPU3T	PWR PWR OUT	 3.3V power for the non-spreading SAS/SRC PLL analog circuits. Ground pin for non-spreading differential outputs and logic. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. 3.3V power for the CPU outputs and logic Ground pin for CPU outputs and logic. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. Comp
51 52 53 54 55 56 57 58 59 60 61 62 63	AVDD_NS_SAS GNDNS CPU0C CPU0T CPU1C CPU1C CPU1T VDDCPU GNDCPU CPU2C CPU2C CPU2T CPU3C CPU3T VDDCPU	PWR PWR OUT OUT	 3.3V power for the non-spreading SAS/SRC PLL analog circuits. Ground pin for non-spreading differential outputs and logic. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. 3.3V power for the CPU outputs and logic. Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. True clock of differential CPU output. These are current mo

Pin Configuration - 64 MLF



Note: Pins with ^ prefix have internal 120K pullup Pins with v prefix have internal 120K pulldowm

932SQ420D

Pin Descriptions - 64 MLF

PIN #	PINNAME	TYPE	DESCRIPTION
1	GNDPCI	PWR	Ground pin for PCI outputs and logic.
2	VDDPCI	PWR	3.3V power for the PCI outputs and logic
3	PCI4_2x	OUT	3.3V PCI clock output
4	PCI3_2x	OUT	3.3V PCI clock output
5	PCI2_2x	OUT	3.3V PCI clock output
6	PCI1_2x	OUT	3.3V PCI clock output
7	PCI0_2x	OUT	3.3V PCI clock output
8	GNDPCI	PWR	Ground pin for PCI outputs and logic.
9	VDDPCI	PWR	3.3V power for the PCI outputs and logic
10	VDD48	PWR	3.3V power for the 48MHz output and logic
			3.3V 48MHz output/ 3.3V tolerant CPU frequency select latched input pin. See ViIFS and VihFS values for
11	^48M_2x/100M_133M#	I/O	thresholds. This pin has a weak (~120Kom) internal pull up.
			1 = 100MHz, 0 = 133MHz operating frequency
12	GND48	PWR	Ground pin for 48MHz output and logic.
13	GND96	PWR	Ground pin for DO 196 output and logic.
14	DOT96T	OUT	The clock of differential sowinz output. These are current mode outputs. These are current mode outputs
			and external 33 onm series resistors and 49.9 onm shuft resistors are required for termination.
15	DOT96C	OUT	Complementary clock of differential solution. These are current mode outputs and external 33 onm
10			Series resistors and 49.9 onm sound resistors are required for termination.
16	AVDD96	PWR	3.3V power for the 48/96 MHZ PLL and the 96 MHZ output and togic
17	TEST_MODE	IN	Tast Chaffacting Table
			Trest Clarification ratio. CKPWRGD# is a active low input used to sample latched inputs and allow the device to Power IIn PD is an
18		IN	Given by a satisfield with the input set to sample lateries into a low payer state. The internal clocks and BLLs
10		IIN	asynchronous active high hiput philused to put the device into a low power state. The internal clocks and Fills
19	VDDSBC	PWB	are supped.
10	VDDONO	1 0011	
20	SRC0T	OUT	True clock of differential SRC output. These are current mode outputs. These are current mode outputs and
_			external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
01			Complementary clock of differential SRC output. These are current mode outputs and external 33 ohm
21	SHOUL	001	series resistors and 49.9 ohm shunt resistors are required for termination.
22	GNDSRC	PWR	Ground pin for SRC outputs and logic.
22	SPC1C	ОШТ	Complementary clock of differential SRC output. These are current mode outputs and external 33 ohm series
23	31010	001	resistors and 49.9 ohm shunt resistors are required for termination.
24	SBC1T	ОШТ	True clock of differential SRC output. These are current mode outputs. These are current mode outputs and
27	onorr	001	external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
25	SBC2C	ОПТ	Complementary clock of differential SRC output. These are current mode outputs and external 33 ohm series
	011020	001	resistors and 49.9 ohm shunt resistors are required for termination.
26	SBC2T	OUT	True clock of differential SRC output. These are current mode outputs. These are current mode outputs and
	002.		external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
27	VDDSRC	PWR	3.3V power for the SRC outputs and logic
28	AVDD_SRC	PWR	3.3V power for the SHC PLL analog circuits
29	GNDSRC	PWR	Ground pin for SRC outputs and logic.
		<u>о</u> шт	I his pin establishes the reference current for the differential current-mode output pairs. This pin requires a
30	IREF	001	Tixed precision resistor tied to ground in order to establish the appropriate current. 475 onms is the standard
			Value. Complementer plack of differential part encoding CDC output. These are surrant made outputs and outputs and
31	NS_SRC0C	OUT	Complementary clock or dimensional non-spreading SHC output. I ness are current mode outputs and external
30	NS SBOOT	ОШТ	True clock of differential non-spreading SRC output. These are current mode outputs. These are current
52	110_01001	001	mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
 			Complementary clock of differential non-spreading SRC output. These are current mode outputs and external
33	NS_SRC1C	OUT	33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
		l	
34	NS SRC1T	OUT	I rue clock of differential non-spreading SHC output. These are current mode outputs. These are current
			mode outputs and external 33 onm series resistors and 49.9 onm shunt resistors are required for termination.

Pin Descriptions - 64 MLF (cont).

35	VDDNS	PWR	3.3V power for the Non-Spreading differential outputs outputs and logic
36	GNDNS	PWR	Ground pin for non-spreading differential outputs and logic.
07			Complementary clock of differentia non-spreading SAS output. These are current mode outputs and external
37	NS_SASUC	001	33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
			True clock of differential non-spreading SAS output. These are current mode outputs. These are current
38	NS_SASOT	001	mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
			Complementary clock of differential non-spreading SAS output. These are current mode outputs and external
39	NS_SAS1C	OUT	33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
40		ОШТ	True clock of differential non-spreading SAS output. These are current mode outputs. These are current
40	NS_5A511	001	mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
41	AVDD_NS_SAS	PWR	3.3V power for the non-spreading SAS/SRC PLL analog circuits.
42	GNDNS	PWR	Ground pin for non-spreading differential outputs and logic.
43	CPU0C	OUT	Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series
			resistors and 49.9 ohm shunt resistors are required for termination.
44	CPU0T	OUT	True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors
			and 49.9 onm snunt resistors are required for termination.
45	CPU1C	OUT	Complementary clock of dimerential CPU output. These are current mode outputs and external 33 onm series
			resistors and 49.9 onm shunt resistors are required to remination.
46	CPU1T	OUT	I de clock of differential CPU output. These are current mode outputs and external 33 onm series resistors
47			and 49.9 of the SBL outputs are required for termination.
47			So y power for the CPO outputs and togic
40	GNDCFO	FVIN	Complementary clock of differential CPII output. These are current mode outputs and external 33 ohm series
49	CPU2C	OUT	resistors and 49.9 ohm shunt resistors are required for termination
			True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors
50	CPU2T	OUT	and 49.9 ohm shunt resistors are required for termination.
F 4	00100		Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series
51	CPU3C	001	resistors and 49.9 ohm shunt resistors are required for termination.
50	CRUPT		True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors
52	CF 031	001	and 49.9 ohm shunt resistors are required for termination.
53	VDDCPU	PWR	3.3V power for the CPU outputs and logic
54	SMBDAT	I/O	Data pin of SMBUS circuitry, 5V tolerant
55	SMBCLK	IN	Clock pin of SMBUS circuitry, 5V tolerant
56	GND14	PWR	Ground pin for 14MHz output and logic.
57	AVDD14	PWR	Analog power pin for 14MHz PLL
58	VDD14	PWR	Power pin for 14MHz output and logic
50	VREE1 / 3V/TEST SEL	1/0	14.318 MHz reference clock. 3X drive strength as default / TEST_SEL latched input to enable test mode. Refer
33	****_0*/1L01_0EL	"0	to Test Clarification Table. This pin has a weak (~120Kohm) internal pull down.
60	GND14	PWR	Ground pin for 14MHz output and logic.
61	GNDXTAL	PWR	Ground pin for Crystal Oscillator.
62	X1_25	IN	Crystal input, Nominally 25.00MHz.
63	X2_25	OUT	Crystal output, Nominally 25.00MHz.
64	VDDXTAL	PWR	3.3V power for the crystal oscillator.

Test Loads and Recommended Terminations

932SQ420 Differential Test Loads



Differential	Output	Termi	nation	Table

F	DIF Zo (Ω)	Iref (Ω)	Rs (Ω)	Rp (Ω)
	100	475	33	50
	85	412	27	42.3 or 43.2



Single-ended Output Termination Table

		Rs Value		
		(for each load)		
Output	Loads	Zo = 50Ω	Zo =60Ω	
PCI/USB	1	36	43	
PCI/USB	2	22 33		
REF	1	39	47	
REF	2	27 36		
REF	3	3 10 20		

Electrical Characteristics - Absolute Maximum Ratings

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
3.3V Core Supply Voltage	VDDA				4.6	V	1,2
3.3V Logic Supply Voltage	VDD				4.6	V	1,2
Input Low Voltage	V _{IL}		GND-0.5			V	1
Input High Voltage	V _{IH}	Except for SMBus interface			V_{DD} +0.5V	V	1
Input High Voltage	VIHSMB	SMBus clock and data pins			5.5V	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Case Temperature	Тс				110	°C	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

¹Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

DC Electrical Characteristics - Differential Current Mode Outputs

 $T_A = T_{COM}$; Supply Voltage VDD = 3.3 V +/-5%

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	dV/dt	Scope averaging on	1	2.4	4	V/ns	1, 2, 3
Slow rate matching	h/VpV	Slew rate matching, Scope		0	20	%	124
Ciew rate materning	<u>La viat</u>	averaging on		5	20	70	1, 2, 4
Riso/Fall Time Matching	۸Trf	Rise/fall matching, Scope			125	ne	1 9 0
nise/rail time Matching	ΔΠ	averaging off			125	- ps	1, 0, 9
Valtaga High	VHigh	Statistical measurement on	660	770	950		- 1
vonage High	VHigh	single-ended signal using	000	112	000	mV	1
Voltage Low		oscilloscope math function.	150	0	150		- 1
vollage Low	VLOW	(Scope averaging on)	-150	9	150		1
Max Voltage	Vmax	Measurement on single ended		810	1150	mV	1, 7
Min Voltage	Vmin	signal using absolute value.	-300	-17			1, 7
Vswing	Vswing	Scope averaging off	300	1446		mV	1, 2
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	351	550	mV	1, 5
Crossing Voltage (var)	∆-Vcross	Scope averaging off		24	140	mV	1, 6

¹Guaranteed by design and characterization, not 100% tested in production. IREF = VDD/($3xR_R$). For $R_R = 475\Omega$ (1%), $I_{REF} = 2.32mA$. $I_{OH} = 6 \times I_{REF}$ and $V_{OH} = 0.7V @ Z_O = 50\Omega$ (100 Ω differential impedance).

² Measured from differential waveform

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of V_cross_min/max (V_cross absolute) allowed. The intent is to limit Vcross induced modulation by setting V_cross_delta to be smaller than V_cross absolute.

⁷ Includes overshoot and undershoot.

⁸ Measured from single-ended waveform

⁹ Measured with scope averaging off, using statistics function. Variation is difference between min and max.

Electrical Characteristics - Input/Supply/Common Parameters

TA =	TCOM	Supply	Voltage	ססע	$= 3.3$ \	1 +/-5%
IA =	I COM;	Suppry	vonage	VDD	= 3.3 1	/ +/-0 /0

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Ambient Operating	Тоон	Commercial range	0		70	°C	1
Temperature	·COM		0		70	0	
Input High Voltage	V _{IH}	Single-ended inputs, except SMBus, low threshold and tri- level inputs	2		V _{DD} + 0.3	V	1
Input Low Voltage	V _{IL}	Single-ended inputs, except SMBus, low threshold and tri- level inputs	GND - 0.3		0.8	V	1
	I _{IN}	Single-ended inputs, $V_{IN} = GND, V_{IN} = VDD$	-5		5	uA	1
Input Current	I _{INP}	Single-ended inputs. V _{IN} = 0 V; Inputs with internal pull up resistors V _{IN} = VDD; Inputs with internal pull-down resistors	-200		200	uA	1
Low Threshold Input- High Voltage	V_{IH_FS}	3.3 V +/-5%	0.7		V _{DD} + 0.3	V	1
Low Threshold Input- Low Voltage	$V_{\text{IL}_{\text{FS}}}$	3.3 V +/-5%	V _{SS} - 0.3		0.35	V	1
Input Frequency	F _i			25.00		MHz	2
Pin Inductance	L _{pin}				7	nH	1
	C _{IN}	Logic Inputs			5	pF	1
Capacitance	C _{OUT}	Output pin capacitance			5	pF	1
,	CINX	X1 & X2 pins			5	pF	1
Clk Stabilization	Τ _{stab}	From V _{DD} Power-Up and after input clock stabilization or de- assertion of PD# to 1st clock			1.8	ms	1,2
SS Modulation Frequency	f _{M OD IN}	Allowable Frequency (Triangular Modulation)	30	31.500	33	kHz	1
Tdrive_PD#	t _{drvpd}	Differential output enable after PD# de-assertion		200.000	300	us	1,3
Tfall	t _F	Fall time of control inputs			5	ns	1,2
Trise	t _R	Rise time of control inputs			5	ns	1,2
SMBus Input Low Voltage	V_{ILSMB}				0.8	V	1
SMBus Input High Voltage	VIHSMB		2.1		V _{DDSMB}	V	1
SMBus Output Low Voltage	V _{OLSMB}	@ I _{PULLUP}			0.4	V	1
SMBus Sink Current	IPULLUP	@ V _{OL}	4			mA	1
Nominal Bus Voltage	V _{DDSMB}	3V to 5V +/- 10%	2.7		5.5	V	1
SCLK/SDATA Rise Time	t _{RSMB}	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
SCLK/SDATA Fall Time	t _{FSMB}	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
SMBus Operating Frequency	f _{maxsmb}	Maximum SMBus operating frequency			100	kHz	1

¹Guaranteed by design and characterization, not 100% tested in production.

 $^{2}\mbox{Control}$ input must be monotonic from 20% to 80% of input swing.

 3 Time from deassertion until outputs are >200 mV

IDT® PCIE GEN 2/3 & QPI CLOCK FOR ROMLEY-BASED SERVERS

10

AC Electrical Characteristics - Differential Current Mode Outputs

	Voltago	
$IA = I_{COM}$; Suppry	vonage	VDD = 3.3 V + -3 / 6

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Duty Cycle	t _{DC}	Measured differentially, PLL Mode	45	50.1	55	%	1
Skew, Output to Output	t _{sk3 SRC}	Across all SRC outputs, V _T = 50%		13.5	50	ps	1
Skew, Output to Output	t _{sk3 CPU}	Across all CPU outputs, V _T = 50%		43	50	ps	1
litter. Cycle to cycle	t:	CPU, SRC, NS_SAS outputs		35	50	ps	1,3
	•jcyc-cyc	DOT96 output		75	250	ps	1,3

¹Guaranteed by design and characterization, not 100% tested in production.

 $^{2}I_{REF} = V_{DD}/(3xR_{R})$. For $R_{R} = 475\Omega$ (1%), $I_{REF} = 2.32mA$. $I_{OH} = 6 \times I_{REF}$ and $V_{OH} = 0.7V @ Z_{O} = 50\Omega$.

³ Measured from differential waveform

Electrical Characteristics - Phase Jitter Parameters

 T_A = 0 - 70°C; Supply Voltage $V_{DD/}V_{DDA}$ = 3.3 V +/-5%,

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	Notes
	t _{jphPCleG1}	PCIe Gen 1		28	86	ps (p-p)	1,2,3,6
		PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.9	3	ps (rms)	1,2,6
	^I jphPCleG2	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		1.7	3.1	ps (rms)	1,2,6
	t _{jphPCleG3}	PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)		0.4	1	ps (rms)	1,2,4,6
Phase Jitter	t _{jphQPI_SMI}	QPI & SMI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)		0.15	0.5	ps (rms)	1,5,7
		QPI & SMI (100MHz, 8.0Gb/s, 12UI)		0.13	0.3	ps (rms)	1,5,7
		QPI & SMI (100MHz, 9.6Gb/s, 12UI)		0.11	0.2	ps (rms)	1,5,7
	t _{jphSAS12G}	SAS12G (Filtered REFCLK Jitter 20KHz to 20MHz.)		0.34	0.4	ps (rms)	1,8,9
	t _{jphSAS12G}	SAS 12G		0.70	1.3	ps (rms)	1,5,8

¹ Guaranteed by design and characterization, not 100% tested in production.

² See http://www.pcisig.com for complete specs

³ Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

⁴ Subject to final radification by PCI SIG.

⁵ Calculated from Intel-supplied Clock Jitter Tool v 1.6.6

⁶ Applied to SRC outputs

⁷ Applies to CPU outputs

⁸ Applies to NS_SAS, NS_SRC outputs, Spread Off

⁹ Intel calculation from raw phase noise data

Electrical Characteristics - PCI

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Output Impedance	R _{DSP}	$V_{O} = V_{DD}^{*}(0.5)$	12		55	Ω	1
Output High Voltage	V _{OH}	I _{ОН} = -1 mA	2.4			V	1
Output Low Voltage	V _{OL}	$I_{OL} = 1 \text{ mA}$			0.55	V	1
Output High Current	1	MIN @V _{OH} = 1.0 V	-33			mA	1
	'он	MAX @V _{OH} = 3.135 V			-33	mA	1
Output Low Current		MIN @V _{OL} = 1.95 V	30			mA	1
	' OL	MAX @ V _{OL} = 0.4 V			38	mA	1
Clock High Time	Т _{нідн}	1.5V	12			ns	1
Clock Low Time	T _{LOW}	1.5V	12			ns	1
Edge Rate	t _{sle wr∕f}	Rising/Falling edge rate	1	1.8	4	V/ns	1,2
Duty Cycle	d _{t1}	V _T = 1.5 V	45	50.5	55	%	1
Group Skew	t _{skew}	V _T = 1.5 V		294	500	ps	1
Jitter, Cycle to cycle	t _{jcyc-cyc}	$V_{T} = 1.5 V$		1 08	500	ps	1

 $T_A = 0 - 70^{\circ}C$; Supply Voltage $V_{DD/}V_{DDA} = 3.3 V + -5\%$,

See "Single-ended Test Loads Page" for termination circuits

¹Guaranteed by design and characterization, not 100% tested in production.

² Measured between 0.8V and 2.0V

Electrical Characteristics - 48MHz

 $T_A = 0 - 70^{\circ}C$; Supply Voltage $V_{DD/}V_{DDA} = 3.3 V + -5\%$,

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Output Impedance	R _{DSP}	$V_{O} = V_{DD}^{*}(0.5)$	20		60	Ω	1
Output High Voltage	V _{он}	I _{ОН} = -1 mA	2.4			V	1
Output Low Voltage	V _{OL}	I _{OL} = 1 mA			0.55	V	1
Output High Current		MIN @V _{OH} = 1.0 V	-29			mA	1
Output High Cullent	ЮН	MAX @V _{OH} = 3.135 V			-33	mA	1
Output Low Current	la.	MIN @V _{OL} = 1.95 V	29			mA	1
	' OL	MAX @ $V_{OL} = 0.4 V$			27	mA	1
Clock High Time	T _{HIGH}	1.5V	8.094		10.036	ns	1
Clock Low Time	T _{LOW}	1.5V	7.694		9.836	ns	1
Edge Rate	t _{slewr/f_USB}	Rising/Falling edge rate	1	1.5	2	V/ns	1,2
Duty Cycle	d _{t1}	V _T = 1.5 V	45	51	55	%	1
Jitter, Cycle to cycle	t _{jcyc-cyc}	V _T = 1.5 V		1 09	350	ps	1

See "Single-ended Test Loads Page" for termination circuits

¹Guaranteed by design and characterization, not 100% tested in production.

² Measured between 0.8V and 2.0V

Electrical Characteristics - Current Consumption

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Operating Supply Current	I _{DD3.30P}	All outputs active @100MHz, C_L = Full load;		380	400	mA	1
Powerdown Current	I _{DD3.3PDZ}	All differential pairs tri-stated		16	20	mA	1

¹Guaranteed by design and characterization, not 100% tested in production.

IDT® PCIE GEN 2/3 & QPI CLOCK FOR ROMLEY-BASED SERVERS

Electrical Characteristics - REF

$T_A = 0 - 70^{\circ}C$; Supply Voltage	$V_{DD/}V_{DDA} = 3.3 V + -5\%$,
--	-----------------------------------

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	Notes
Output Impedance	R _{DSP}	$V_{O} = V_{DD}^{*}(0.5)$	12		55	Ω	1
Output High Voltage	V _{он}	I _{ОН} = -1 mA	2.4			V	1
Output Low Voltage	V _{OL}	$I_{OL} = 1 \text{ mA}$			0.55	V	1
Output High Current	I	MIN @V _{OH} = 1.0 V	-33			mA	1
	ЮН	MAX @V _{OH} = 3.135 V			-33	mA	1
Output Low Current		MIN @V _{OL} = 1.95 V	30			mA	1
	^I OL	MAX @ V _{OL} = 0.4 V			38	mA	1
Clock High Time	Т _{нібн}	1.5V	27.5			ns	1
Clock Low Time	T _{LOW}	1.5V	27.5			ns	1
Edge Rate	t _{sle wr/f}	Rising/Falling edge rate	1	1.9	4	V/ns	1,2
Duty Cycle	d _{t1}	V _T = 1.5 V	45	50.5	55	%	1
Jitter, Cycle to cycle	t _{jcyc-cyc}	V _T = 1.5 V		75	1000	ps	1

See "Single-ended Test Loads Page" for termination circuits

¹Guaranteed by design and characterization, not 100% tested in production.

²Measured between 0.8V and 2.0V

Clock AC Tolerances

	CPU	SRC, NS_SAS, NS_SRC	PCI	DOT96	48MHz	REF	
PPM tolerance	100	100	100	100	100	100	ppm
Cycle to Cycle Jitter	50	50	500	250	350	1000	ps
Spread	-0.50%	-0.50%	-0.50%	0	0.00%	0.00%	%

Clock Periods – Outputs with Spread Spectrum Disabled

				М	easurement Wi	ndow				
	Contor	1 Clock	1 us	0.1s	0.1s	0.1s	1us	1 Clock		
SSC ON	Freq. MHz	-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
CDU	100.00000	9.94900		9.99900	10.00000	10.00100		10.05100	ns	1,2
CFU	133.33333	7.44925		7.49925	7.50000	7.50075		7.55075	ns	1,2
SRC, NS_SAS, NS_SRC	100.00000	9.94900		9.99900	10.00000	10.00100		10.05100	ns	1,2
PCI	33.33333	29.49700		29.99700	30.00000	30.00300		30.50300	ns	1,2
DOT96	96.00000	10.16563		10.41563	10.41667	10.41771		10.66771	ns	1,2
48MHz	48.00000	20.48125		20.83125	20.83333	20.83542		21.18542	ns	1,2
REF	14.31818	69.78429		69.83429	69.84128	69.84826		69.89826	ns	1,2

Clock Periods – Outputs with Spread Spectrum Enabled

	Center Freq. MHz			М	easurement Wi	ndow				
		1 Clock	1 us	0.1s	0.1s	0.1s	1us	1 Clock		
SSC ON		-c2c jitter AbsPer Min	-SSC Short-Term Average	- ppm Long-Term Average	0 ppm Period Nominal	+ ppm Long-Term Average	+SSC Short-Term Average	+c2c jitter AbsPer Max	Units No	Notes
			Min	Min		Max	Max			
CPU	99.75	9.94906	9.99906	10.02406	10.02506	10.02607	10.05107	10.10107	ns	1,2
OF 0	133.00	7.44930	7.49930	7.51805	7.51880	7.51955	7.53830	7.58830	ns	1,2
PCI	33.25	29.49718	29.99718	30.07218	30.07519	30.07820	30.15320	30.65320	ns	1,2
SRC	99.75	9.94906	9.99906	10.02406	10.02506	10.02607	10.05107	10.10107	ns	1,2

¹Guaranteed by design and characterization, not 100% tested in production.

² All Long Term Accuracy specifications are guaranteed with the assumption that the REF output is tuned to exactly 14.31818MHz.

General SMBus Serial Interface Information

How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- · Controller (host) will send a separate start bit
- · Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Block F	Read O	peration
Co	ntroller (Host)		IDT (Slave/Receiver)
Т	starT bit		
S	ave Address		
WR	WRite		
			ACK
Beg	inning Byte = N		
			ACK
RT	Repeat starT		
S	ave Address		
RD	ReaD		
			ACK
		-	Data Dita Caunt V
	101/		Data Byte Count=X
	ACK		Poginning Duto N
	ACK		
	//0//	a)	0
	0	Byte	0
	0	×	0
	0		
			Byte N + X - 1
Ν	Not acknowledge		
Р	stoP bit		

	Index Bl	ock V	Vrite Operation
Controll	er (Host)		IDT (Slave/Receiver)
Т	starT bit	1 [
Slave A	Address		
WR	WRite	1 [
			ACK
Beginning	g Byte = N		
			ACK
Data Byte	Count = X		
			ACK
Beginnir	ng Byte N		
			ACK
0		\times	
0		Byr	0
0		e	0
			0
Byte N	+ X - 1		
			ACK
Р	stoP bit		

SMBus write address = D2 hex

SMBus read address = D3 hex

15

SMBus Table: Output Enable Register

		•					
Byte	0 Pin #	Name	Control Function	Туре	0	1	Default
Bit 7	24/25	DOT96 Enable	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 6	50/49	NS_SAS1 Enable	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 5	48/47	NS_SAS0 Enable	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 4	44/43	NS_SRC1 Enable	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 3	42/41	NS_SRC0 Enable	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 2	36/35	SRC2 Enable	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 1	34/33	SRC1 Enable	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 0	30/31	SRC0 Enable	Output Enable	RW	Disable-Hi-Z	Enable	1

SMBus Table: Output Enable Register

Byte	e 1 Pin #	Name	Control Function	Туре	0	1	Default
Bit 7	5	REF14_3x Enable	Output Enable	RW	Disable-Low	Enable	1
Bit 6			RESERVED				0
Bit 5			RESERVED				0
Bit 4	62/61	CPU3	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 3	60/59	CPU2	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 2	56/55	CPU1	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 1	54/53	CPU0	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 0	CPU/SRC/ PCI	Spread Spectrum Enable	Spread Off/On	RW	Spread Off	Spread On	0

SMBus Table: Output Enable Register

Byte	2 Pin #	Name		Control Function	Туре	0	1	Default		
Bit 7			RESERVED							
Bit 6			RESERVED							
Bit 5	13	PCI4 Ena	ble	Output Enable	RW	Disable-Low	Enable	1		
Bit 4	14	PCI3 Ena	ble	Output Enable	RW	Disable-Low	Enable	1		
Bit 3	15	PCI2 Ena	ble	Output Enable	RW	Disable-Low	Enable	1		
Bit 2	16	PCI1 Ena	ble	Output Enable	RW	Disable-Low	Enable	1		
Bit 1	17	PCI0 Ena	ble	Output Enable	RW	Disable-Low	Enable	1		
Bit 0	21	48MHz En	able	Output Enable	RW	Disable-Low	Enable	1		

SMBus Table: Reserved

Byte	93	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7				RESERVED				0
Bit 6				RESERVED				0
Bit 5				RESERVED				0
Bit 4				RESERVED				0
Bit 3				RESERVED				0
Bit 2				RESERVED				0
Bit 1				RESERVED				0
Bit 0				RESERVED				0

SMBus Table: Reserved

Byte	e 4 🛛 Pii	n #	Name	Control Function	Туре	0	1	Default
Bit 7				RESERVED				0
Bit 6				RESERVED				0
Bit 5				RESERVED				0
Bit 4				RESERVED				0
Bit 3				RESERVED				0
Bit 2				RESERVED				0
Bit 1				RESERVED				0
Bit 0				RESERVED				0

SMBus Table: Reserved

Byte	e 5 Pin #	Name	Control Function	Туре	0	1	Default
Bit 7		RESERVED					
Bit 6		RESERVED					
Bit 5			RESERVED				0
Bit 4	-	FS4	Freq. Sel 4	RW		0	
Bit 3	-	FS3	Freq. Sel 3	RW	Soo NS S/		1
Bit 2	-	FS2	Freq. Sel 2	RW	See NO_OF	1	
Bit 1	-	FS1	Freq. Sel 1	RW	Frequen	1	
Bit 0	-	FS0	Freq. Sel 0	RW			1

SMB us Table: Test Mode and CPU/SRC/PCI Frequency Select Register

Byte	6 Pin #	Name	Control Function	Туре	0	1	Default
Bit 7	-	Test Mode	Test Mode Type	RW	Hi-Z	REF/N	0
Bit 6	-	Test Select	Select Test Mode	RW	Disable	Enable	0
Bit 5	-		RESERVED				0
Bit 4	-	100M_133M# (See note)	Frequency Select	R	133MHz	100MHz	Latch
Bit 3	-	FS3	Freq. Sel 3	RW			1
Bit 2	-	FS2	Freq. Sel 2	RW	See CPU/SRC/	PCI Frequency	0
Bit 1	-	FS1	Freq. Sel 1	RW	Select	Table	0
Bit 0	-	FS0	Freq. Sel 0	RW			0

Note: Internal Pull up on 100M_133M# pin will result in default CPU frequency of 100 MHz.

SMBus Table: Vendor & Revision ID Register

Byte	7 Pin #	Name	Control Function Type		0	1	Default
Bit 7	-	RID3	R				
Bit 6	-	RID2	REVISION ID R 0011 for D rev			0	
Bit 5	-	RID1			Diblev	1	
Bit 4	-	RID0		R		1	
Bit 3	-	VID3		R			0
Bit 2	-	VID2		R	0.001 for		0
Bit 1	-	VID1		R	000110	103/101	0
Bit 0	-	VID0		R			1

SMBus Table: Byte Count Register

Byte	8 Pin #	Name	Control Function	Туре	0	0 1	
Bit 7	-	BC7		RW			0
Bit 6	-	BC6		RW	Writing to thi	0	
Bit 5	-	BC5		RW	configure how many bytes will	0	
Bit 4	-	BC4	Byte Count	RW		dofault is A	0
Bit 3	-	BC3	Programming b(7:0)	RW	be reau baci	1	
Bit 2	-	BC2		RW	(0 to 9		0
Bit 1	-	BC1]	RW			1
Bit 0	-	BC0		RW			0

SMBus Table: Device ID Register

Byte	Byte 9 Pin # Name		Control Function	Туре	0	1	Default
Bit 7		DID7		R	-	-	0
Bit 6		DID6		R	-	-	0
Bit 5		DID5		R	-	-	0
Bit 4		DID4	Device ID	R	-	-	1
Bit 3		DID3	(17 hex)	R	-	-	0
Bit 2		DID2		R	-	-	1
Bit 1		DID1		R	-	-	1
Bit 0		DID0		R	-	-	1

Line	Byte 1, Bit 0 Spread Enable	Byte6 Bit3 FS3	Byte6 Bit2 FS2	Byte6 Bit1 FS1	Byte6 Bit0 FS0	CPU Speed for 100MHz	CPU Speed for 133MHz	SRC (MHz)	PCI (MHz)	Spread %
0	0	0	0	0	0	89.97	119.97	89.97	29.99	
1	0	0	0	0	1	91.28	121.70	91.28	30.43	
2	0	0	0	1	0	92.58	123.44	92.58	30.86	
3	0	0	0	1	1	93.75	125.00	93.75	31.25	
4	0	0	1	0	0	95.05	126.73	95.05	31.68	
5	0	0	1	0	1	96.22	128.30	96.22	32.07	
6	0	0	1	1	0	97.53	130.03	97.53	32.51	
7	0	0	1	1	1	98.83	131.77	98.83	32.94	0%
8	0	1	0	0	0	100.00	133.33	100.00	33.33	0 /0
9	0	1	0	0	1	101.30	135.07	101.30	33.77	
10	0	1	0	1	0	102.47	136.63	102.47	34.16	
11	0	1	0	1	1	103.78	138.37	103.78	34.59	
12	0	1	1	0	0	105.08	140.10	105.08	35.03	
13	0	1	1	0	1	106.25	141.67	106.25	35.42	
14	0	1	1	1	0	107.55	143.40	107.55	35.85	
15	0	1	1	1	1	110.03	146.70	110.03	36.68	
16	1	0	0	0	0	89.97	119.97	89.97	29.99	
17	1	0	0	0	1	91.28	121.70	91.28	30.43	
18	1	0	0	1	0	92.58	123.44	92.58	30.86	
19	1	0	0	1	1	93.75	125.00	93.75	31.25	
20	1	0	1	0	0	95.05	126.73	95.05	31.68	
21	1	0	1	0	1	96.22	128.30	96.22	32.07	
22	1	0	1	1	0	97.53	130.03	97.53	32.51	
23	1	0	1	1	1	98.83	131.77	98.83	32.94	-0.5%
24	1	1	0	0	0	100.00	133.33	100.00	33.33	-0.570
25	1	1	0	0	1	101.30	135.07	101.30	33.77	
26	1	1	0	1	0	102.47	136.63	102.47	34.16	
27	1	1	0	1	1	103.78	138.37	103.78	34.59	
28	1	1	1	0	0	105.08	140.10	105.08	35.03	
29	1	1	1	0	1	106.25	141.67	106.25	35.42	
30	1	1	1	1	0	107.55	143.40	107.55	35.85	
31	1	1	1	1	1	110.03	146.70	110.03	36.68	

CPU/SRC/PCI Frequency Selection Table

	Byte5	Byte5	Byte5	Byte5	Byte5	
	Bit/	Bit2	Bit2	Bi+1	Bito	NC YYY
						IN 3_AAA (MILL_)
Line	F54	F53	F52	121	F 50	(IVIFIZ)
0	0	0	0	0	0	58.33
1	0	0	0	0	1	61.11
2	0	0	0	1	0	63.89
3	0	0	0	1	1	66.67
4	0	0	1	0	0	69.44
5	0	0	1	0	1	72.22
6	0	0	1	1	0	75.00
7	0	0	1	1	1	77.78
8	0	1	0	0	0	80.56
9	0	1	0	0	1	83.33
10	0	1	0	1	0	86.11
11	0	1	0	1	1	88.89
12	0	1	1	0	0	91.67
13	0	1	1	0	1	94.44
14	0	1	1	1	0	97.22
15	0	1	1	1	1	100.00
16	1	0	0	0	0	102.78
17	1	0	0	0	1	105.56
18	1	0	0	1	0	108.33
19	1	0	0	1	1	111.11
20	1	0	1	0	0	113.89
21	1	0	1	0	1	116.67
22	1	0	1	1	0	119.44
23	1	0	1	1	1	122.22
24	1	1	0	0	0	125.00
25	1	1	0	0	1	127.78
26	1	1	0	1	0	130.56
27	1	1	0	1	1	133.33
28	1	1	1	0	0	136.11
29	1	1	1	0	1	138.89
30	1	1	1	1	0	141.67
31	1	1	1	1	1	144.44

NS_SAS Margining Table

NOTE: Operation at other than the default entry is not guaranteed. These values are for margining purposes only.

DIF Reference Clock								
Common Recommendations for Differential Routing	Dimension or Value	Unit	Figure					
L1 length, route as non-coupled 50ohm trace	0.5 max	inch	1					
L2 length, route as non-coupled 50ohm trace	0.2 max	inch	1					
L3 length, route as non-coupled 50ohm trace	0.2 max	inch	1					
Rs	33	ohm	1					
Rt	49.9	ohm	1					

Down Device Differential Routing		
L4 length, route as coupled microstrip 100ohm differential trace 2 min to 16 max	inch	1
L4 length, route as coupled stripline 1000hm differential trace 1.8 min to 14.4	max inch	1

Differential Routing to PCI Express Connector			
L4 length, route as coupled microstrip 100ohm differential trace	0.25 to 14 max	inch	2
L4 length, route as coupled stripline 1000hm differential trace	0.225 min to 12.6 max	inch	2





	Alternative Termination for LVDS and other Common Differential Signals (figure 3)								
Vdiff	Vp-p	Vcm	R1	R2	R3	R4	Note		
0.45v	0.22v	1.08	33	150	100	100			
0.58	0.28	0.6	33	78.7	137	100			
0.80	0.40	0.6	33	78.7	none	100	ICS874003i-02 input compatible		
0.60	0.3	1.2	33	174	140	100	Standard LVDS		

R1a = R1b = R1

R2a = R2b = R2



Cable Connected AC Coupled Application (figure 4)							
Component	Value	Note					
R5a, R5b	8.2K 5%						
R6a, R6b	1K 5%						
Cc	0.1 µF						
Vcm	0.350 volts						



Test Clarification Table

Comments	HW		S		
	TEST_SEL HW PIN	TEST_MODE HW PIN X	TE ST ENTRY BIT B6b6	REF/N or HI-Z B6b7 X	
	1	Λ 0	V V	0	
Power-up w/ TEST_SEL = 1 (>2.0V) to enter test mode.	1	0	X	1	REF/N
Cycle power to disable test mode.	1	1	Х	0	REF/N
	1	1	Х	1	REF/N
If TEST_SELHW pin is 0 during power-up	0	Х	1	0	HI-Z
test mode can be selected through B6b6. If test mode is selected by B6b6, then B6b7 is used to select HI-Z or REF/N. TEST_Mode pin is not used. Cycle power to disable test mode.	0	x	1	1	REF/N

B6b6: 1= ENTER TEST MODE, Default = 0 (NORMAL OPERATION)

B6b7: 1= REF/N, Default = 0 (HI-Z)

Thermal Characteristics

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to	θ_{JA}	Still air		68.2		°C/W
Ambient	θ_{JA}	1 m/s air flow		63.3		°C/W
	θ_{JA}	2 m/s air flow		59.6		°C/W
Thermal Resistance Junction to Case	θ _{JC}			32.5		°C/W
Thermal Resistance Junction to Board	θ_{JB}			51.5		°C/W

Package Outline and Package Dimensions (64-pin TSSOP)



	(240 mil)	(20 mil)	PILCH 1550P			
SYMBOL	In Milli COMMON D	Millimeters In Inches		In Millimeters COMMON DIMENSIONS		nches DIMENSIONS
	MIN	MAX	MIN	MAX		
A	-	1.20		.047		
A1	0.05	0.15	.002	.006		
A2	0.80	1.05	.032	.041		
b	0.17	0.27	.007	.011		
C	0.09	0.20	.0035	.008		
D	SEE VARIATIONS		SEE VARIATIONS			
E	8.10 BASIC		0.319 BASIC			
E1	6.00	6.20	.236 .244			
е	0.50 BASIC		0.020	BASIC		
L	0.45	0.75	.018	.030		
N	SEE VARIATIONS		SEE VAR	RIATIONS		
α	0°	8°	0°	8°		
aaa		0.10		.004		

VARIATIONS

Ν	D mm.		D (inch)	
	MIN	MAX	MIN	MAX
64	16.90	17.10	.665	.673

Reference Doc.: JEDEC Publication 95, MO-153

10-0039

IDT® PCIE	GEN 2/3 & OPI	CLOCK FOR	ROMI EY-BASED	SERVERS
		OLOOKIOK		





112 D5 DATUM 2 e SEE DETAIL Bփծրորորորորդորուն 🛆 (NE-1) X @ E2 NX ю∕⊴∖ PIN1 INDICATOR adaMc SEE DETAIL B (ND-1) X @ 🛆



NOTES:

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JEDEC PUBLICATION 95 SPP-002. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- DIMENSION & APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25mm AND 0.30mm FROM TERMINAL TIP.
- AND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- CORNER LEAD CHAMFERS ARE APPLIED TO MAINTAIN MINIMUM CORNER LEAD SPACING (8 PLACES).







932SQ420D PCIE GEN 2/3 & QPI CLOCK FOR ROMLEY-BASED SERVERS



Package Outline and Package Dimensions, cont. (64-pin MLF)

DIMENSIONS				
PACKAGE	64L 9.0×9.0 - 0.50			
REF.	MIN.	NDM.	MAX.	
Α	0.80	0.90	1.00	
ю	0,18	0,25	0,30	
D	9.00 BSC			
D2	6.0	6.15	6.25	
E	9.00 BSC			
E2	6.0	6.15	6.25	
e		0.50 BSC.		
L	0.30	0.40	0,50	
N		64		
ND		16		
NE		16		
ĸ	0.20			

MAX.

0.05

_

COMMON DIMENSIONS

NDM.

0.20 REF.

TOLERANCES OF FORM AND POSITION

0.10

0.05

0.02

9.75	

NOTES;

- 1, ALL DIMENSION ARE IN mm, ANGLES IN DEGREES,
- 2, TOP DOWN VIEW, AS VIEWED ON PCB,
- 3. LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
- 4. LAND PATTERN RECOMMENDATION PER IPC-7351B LP CALCULATOR.

IDT® PCIE GEN 2/3 & QPI CLOCK FOR ROMLEY-BASED SERVERS

5 Y M B D

A1

AЗ

Х

bbb ccc

dold

MIN.

0

_

b/2

Ν

D T E

Marking Diagram (TSSOP)



Marking Diagram (MLF)



Notes:

- 1. 'LOT' denotes lot number.
- 2. 'YYWW' is the date code.
- 3. 'COO' denotes country of origin.
- 4. 'L' or 'LF' denotes RoHS compliant package.

Ordering Information

Part / Order Number	Shipping Packaging	Package	Temperature
932SQ420DGLF	Tubes	64-pin TSSOP	0 to +70° C
932SQ420DGLFT	Tape and Reel	64-pin TSSOP	0 to +70° C
932SQ420DKLF	Tray	64-pin MLF	0 to +70° C
932SQ420DKLFT	Tape and Reel	64-pin MLF	0 to +70° C

"LF" suffix to the part number are the Pb-Free configuration, RoHS compliant.

"D" is the device revision designator (will not correlate with the datasheet revision).

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

26

Revision History

Rev.	Issue Date	Who	Description	Page #
А	9/20/2010	RDW	Minor typo corrections	Various
В	3/1/2011	RDW	Added rise/fall variation to DC Electrical Characteristics Table	9
С	3/9/2011	RDW	Corrected Line 0 of NS_SAS Margining Table.	19
D	4/28/2011	RDW	Corrected MLF packaging pin description. Pin 37 was missing.	7
			Updated Power Down Functionality table to clarify functionality of single-	
Е	7/26/2011	RDW	ended outputs in power down.	2
			1. Added "Case Temperature" spec to Abs Max ratings	
F	9/20/2011	RDW	2. Added Thermal Characteristics	Various
G	12/8/2011	RDW	 Updated Phase Jitter Table to correct typo in "Conditions" column for SAS. Mark Spec Added. 	11, 23, 24
н	4/18/2012	RDW	1. Updated Rp values on Output Terminations Table from 43.2 ohms to 42.2 or 43.2 ohms to be consistent with Intel.	8
J	1/7/2015	DC	 Updated package drawing and dimensions from PUNCH to SAWN version. 	Various

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>